



Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors

Hardware Design Guidelines

May 2005



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO SALE AND/OR USE OF INTEL PRODUCTS, INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT, OR OTHER INTELLECTUAL PROPERTY RIGHT.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

BunnyPeople, Celeron, Chips, Dialogic, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel Centrino logo, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, Sound Mark, The Computer Inside., The Journey Inside, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

*Other names and brands may be claimed as the property of others.

Copyright © Intel Corporation, 2005

Contents

1	Introduction.....	9
1.1	Content Overview	9
1.2	Related Documentation	9
1.3	Acronyms and Abbreviations	10
1.4	Overview	11
1.5	Typical Applications	14
2	System Architecture.....	15
2.1	System Architecture Description.....	15
2.2	System Memory Map	15
3	General Hardware Design Considerations.....	17
3.1	Soft Fusible Features.....	17
3.2	DDR-266 SDRAM Interface.....	18
3.2.1	Signal Interface.....	18
3.2.2	DDR SDRAM Memory Interface	20
3.2.3	DDR SDRAM Initialization	20
3.3	Expansion Bus.....	20
3.3.1	Signal Interface.....	21
3.3.2	Reset Configuration Straps.....	22
3.3.3	8-Bit Device Interface	24
3.3.4	16-Bit Device Interface	24
3.3.5	32-Bit Device Interface	25
3.3.6	Flash Interface	28
3.3.7	SRAM Interface	28
3.3.8	Design Notes	29
3.4	UART Interface.....	29
3.4.1	Signal Interface.....	30
3.5	MII/SMII/SSMII Interface.....	31
3.5.1	Signal Interface MII.....	32
3.5.2	Device Connection, MII.....	34
3.5.3	Signal Interface, SMII	35
3.5.4	Device Connection, SMII	37
3.5.5	Signal Interface, Source Synchronous SMII	37
3.5.6	Device Connection, Source Synchronous SMII	39
3.6	GPIO Interface.....	40
3.6.1	Signal Interface.....	40
3.6.2	Design Notes	40
3.7	I ² C Interface.....	41
3.7.1	Signal Interface.....	41
3.7.2	Device Connection.....	41
3.8	USB Interface	42
3.8.1	Signal Interface.....	43
3.8.2	Device Connection.....	44
3.9	UTOPIA Level 2 Interface.....	45
3.9.1	Signal Interface.....	46

3.9.2	Device Connection.....	47
3.10	HSS Interface	47
3.10.1	Signal Interface.....	48
3.10.2	Device Connection.....	50
3.11	SSP Interface.....	50
3.11.1	Signal Interface.....	51
3.11.2	Device Connection.....	51
3.12	PCI Interface.....	52
3.12.1	Signal Interface.....	53
3.12.2	PCI Interface Block Diagram	54
3.12.3	Design Notes	55
3.13	JTAG Interface.....	55
3.13.1	Signal Interface.....	56
3.14	Input System Clock.....	56
3.14.1	Clock Signals	57
3.14.2	Clock Oscillator.....	57
3.14.3	Device Connection.....	57
3.15	Power.....	57
3.15.1	Decoupling Capacitance Recommendations.....	58
3.15.2	VCC Decoupling	58
3.15.3	VCCP Decoupling.....	59
3.15.4	VCCM Decoupling	59
3.15.5	Power Sequence	59
3.15.6	Reset Timing.....	59
4	General PCB Guide	61
4.1	PCB Overview	61
4.2	General Recommendations	61
4.3	Component Selection	61
4.4	Component Placement	61
4.5	Stack-Up Selection	62
5	General Layout and Routing Guide	65
5.1	Overview.....	65
5.2	General Layout Guidelines	65
5.2.1	General Component Spacing	66
5.2.2	Clock Signal Considerations.....	68
5.2.3	SMII Signal Considerations	69
5.2.4	MII Signal Considerations.....	69
5.2.5	USB Considerations	69
5.2.6	Cross-Talk	70
5.2.7	EMI-Design Considerations	70
5.2.8	Trace Impedance.....	71
5.2.9	Power and Ground Plane	71
6	PCI Interface Design Considerations	73
6.1	Electrical Interface	73
6.2	Topology.....	73
6.3	Clock Distribution.....	74
6.3.1	Trace-Length Limits.....	75
6.3.2	Routing Guidelines	76

6.3.3	Signal Loading	76
7	DDR-SDRAM	77
7.1	Introduction	77
7.1.1	Signal-Timing Analysis	81
7.1.2	Printed Circuit Board Layer Stackup.....	84
7.1.3	Printed Circuit Board Controlled Impedance.....	85
7.1.4	Timing Relationships	87
7.1.5	Routing Guidelines	89
7.1.5.1	Clock Group	89
7.1.5.2	Data, Command, and Control Groups	90
7.2	Simulation Results	90
7.2.1	Clock Group	91
7.2.2	Data Group	94
7.2.3	Control Group	99
7.2.4	Command Group	101
7.2.5	RCVENIN and RCVENOUT.....	106

Figures

1	Intel® IXP465 Component Block Diagram	13
2	Intel® IXP465 System Block Diagram.....	16
3	8/16/32-Bit Device Interface: No Byte-Enable	26
4	8/16/32-Bit Device Interface: Byte Enable	27
5	Flash Interface Example	28
6	Expansion Bus SRAM Interface	29
7	UART Interface Example	31
8	MII Interface Example.....	35
9	SMII Interface Example	37
10	Source Synchronous SMII Interface Example	39
11	I ² C EEPROM Interface Example	42
12	USB Host Downstream Interface Example.....	44
13	USB Device Interface Example	45
14	UTOPIA Interface Example	47
15	HSS Interface Example	50
16	Serial Flash and SSP Port (SPI) Interface Example.....	52
17	PCI Interface.....	55
18	Clock Oscillator Interface Example.....	57
19	Component Placement on a PCB.....	62
20	8-Layer Stackup.....	64
21	6-Layer Stackup.....	64
22	Signal Changing Reference Planes.....	66
23	Good Design Practice for VIA Hole Placement	67
24	Poor Design Practice for VIA Placement	67
25	Pad-to-Pad Clearance of Passive Components to a PGA or BGA.....	68
26	PCI Address/Data Topology	73
27	PCI Address/Data Topology (PCI Bridge to cPCI Bridge Connector).....	74
28	PCI Clock Topology	75
29	Processor-DDR Interface.....	78

30	Processor-DDR Interface: x16 Devices with ECC	80
31	DDR Command and Control Setup and Hold	81
32	DDR Data to DQS Read Timing Parameters	82
33	DDR-Data-to-DQS-Write Timing Parameters	83
34	DDR-Clock-to-DQS-Write Timing Parameters	84
35	Printed Circuit Board Layer Stackup	85
36	Printed Circuit Board Controlled Impedance	86
37	DDR Clock Topology: Two-Bank x16 Devices	92
38	DDR Clock Simulation Results: Two-Bank x16 Devices	93
39	DDR Data Topology: Two-Bank x16 Devices	95
40	DDR Data Write Simulation Results: Two-Bank x16 Devices	96
41	DDR Data Read Simulation Results: Two-Bank x16 Devices (Reduced Drive Strength)	97
42	DDR Data Read Simulation Results: Two-Bank x16 Devices (Full Drive Strength)	98
43	DDR Control (CS0) Topology: Two-Bank x16 Devices	99
44	DDR RAS Simulation Results: Two-Bank x16 Devices	100
45	DDR Command (MA3) Topology: Two-Bank x16 Devices	102
46	DDR Address Simulation Results: Two-Bank x16 Devices	103
47	DDR Command (RAS) Topology: Two-Bank x16 Devices	104
48	DDR RAS Simulation Results: Two-Bank x16 Devices	105
49	DDR RCVENIN/RCVENOUT Topology	106
50	DDR RCVENIN/RCVENOUT Simulation Results (Rseries = 0 W)	107
51	DDR RCVENIN/RCVENOUT Simulation Results (Rseries = 60 W)	108

Tables

1	Signal Type Definitions	17
2	Soft Fusible Features	18
3	DDR SDRAM Interface Pin Description	18
4	Expansion Bus Signal Recommendations	21
5	Boot/Reset Strapping Configuration	22
6	UART Signal Recommendations	30
7	MII NPE A Signal Recommendations	32
8	MII NPE B Signal Recommendations	32
9	MII NPE C Signal Recommendations	33
10	MAC Management Signal Recommendations NPE A,B,C	34
11	SMII Signal Recommendations: NPE A, B, C	35
12	Source Synchronous SMII Signal Recommendations NPE A,B,C	38
13	GPIO Signal Recommendations	40
14	I2C Signal Recommendations	41
15	USB Host/Device Signal Recommendations	43
16	UTOPIA Signal Recommendations	46
17	High-Speed, Serial Interface 0	48
18	High-Speed, Serial Interface 1	49
19	Synchronous Serial Peripheral Port Interface	51
20	PCI Controller	53
21	Synchronous Serial Peripheral Port Interface	56
22	Clock Signals	57
23	Power Interface	58
24	PCI Address/Data Routing Guidelines	74



25	PCI Address/Data Routing Guidelines.....	75
26	DDR Signal Groups	77
27	Supported Memory Configurations	78
28	DDR Command and Control Setup and Hold Values	81
29	DDR Data to DQS Read Timing Parameters.....	82
30	DDR Data to DQS Write Timing Parameters.....	83
31	DDR-Clock-to-DQS-Write Timing Parameters.....	84
32	Timing Relationships	87
33	Signal Package Lengths	88
34	Clock Signal Group Routing Guidelines	89
35	Clock Signal Group Routing Guidelines	90
36	Clock Group Topology Transmission Line Characteristics	91
37	Data Group Topology Transmission Line Characteristics	94
38	Control Group Topology Transmission Line Characteristics	99
39	Command Group Topology Transmission Line Characteristics	101
40	Control Group Topology Transmission Line Characteristics	106

Revision History

Date	Revision	Description
May 2005	002	Updated to add support for Intel® IXP455 Network Processor. Section 3.2.1 : enhanced signal descriptions for DDRI_CK[2:0] and DDRI_CB[7:0].
March 2005	001	Initial release of document.



This design guide provides recommendations for hardware and system designers who are developing with the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. This document should be used in conjunction with the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet* and sample schematics provided for the Intel® IXDP465 Development Platform in that platform's documentation kit.

Design Recommendations are necessary to meet the timing and signal quality specifications.

The guidelines recommended in this document are based on experience and simulation work done at Intel while developing the Intel® IXDP465 Development Platform. These recommendations are subject to change.

Note: This document discusses all features supported on the Intel® IXP465 Network Processor. A subset of these features is supported by certain processors in the IXP45X/IXP46X product line, such as the Intel® IXP460 or Intel® IXP455 network processors. For details on feature support listed by processor, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

1.1 Content Overview

Chapter 1, "Introduction" — Conventions used in this manual and related documentation.

Chapter 2, "System Architecture" — System architectural block diagram and system memory map.

Chapter 3, "General Hardware Design Considerations" — Graphical representations of most common peripheral interfaces.

Chapter 4, "General PCB Guide" — General PCB design practice and layer stack-up description.

Chapter 5, "General Layout and Routing Guide" — More specific layout and routing recommendations for board designers.

Chapter 6, "PCI Interface Design Considerations" — Board-design recommendations when implementing PCI interface.

Chapter 7, "DDR-SDRAM" — Board-design recommendations when implementing DDR memory interface.

1.2 Related Documentation

The reader of this design guide should also be familiar with the material and concepts presented in the following documents:

Title	Document #
<i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual</i>	306262
<i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i>	306261
<i>Intel® IXP400 Software Programmer's Guide</i>	252539
<i>Intel® IXP400 Software Specification Update</i>	273795
<i>Intel® XScale™ Core Developer's Manual</i>	273473
Intel® IXP465 Development Platform Documentation Kit	N/A
<i>Intel XScale® Microarchitecture Technical Summary</i>	—
<i>Intel StrataFlash® Memory J3A to J3C Migration Guide - Application Note 792</i>	FD-1009-001
Double Data Rate (DDR) SDRAM Specification, 2004; JEDEC Solid State Technology Association	JESD79D
<i>PC-Bus Specification</i> from Philips Semiconductors*	(Available at http://www.semiconductors.philips.com)
IEEE 802.3 Specification	N/A
IEEE 1149.1 Specification	N/A
<i>PCI Local Bus Specification</i> , Rev. 2.2	N/A
<i>Universal Serial Bus Specification</i> , Revision 1.1	N/A
<i>UTOPIA Level 2 Specification</i> , Revision 1.0	N/A
NOTE: For Intel documentation, see the Intel Technical Documentation Center, available through the following link: http://www.intel.com/products/index.htm	

1.3 Acronyms and Abbreviations

AHB	Advanced High-Performance Bus
APB	Advanced Peripheral Bus
ATM	Asynchronous Transfer Mode
DDR	Double Data Rate.
EMI	Electro-Magnetic Interference
GPIO	General Purpose Input/Output
HSS	High Speed Serial
I2C	Inter-Integrated Circuit
IP	Internet Protocol
ISA	Instruction Set Architecture
LAN	Local Area Network
MII	Media-Independent Interface

NPE	Network Processor Engine
PCB	Printed Circuit Board
PCI	Peripheral Component Interface
PHY	Physical Layer Interface
PLL	Phase-Locked Loop
PMU	Performance Monitoring Unit
SDRAM	Synchronous Dynamic Random Access Memory
SME	Small-to-Medium Enterprise
SMII	Serial Media-Independent Interface
SSMII	Source Synchronous SMII
SSP	Synchronous Serial Protocol
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus
VTT	Termination Voltage Supply

1.4 Overview

The IXP45X/IXP46X network processors are highly integrated devices, capable of interfacing with most common industry standard peripherals, required for high-performance control applications.

Note: This document discusses all features supported on the Intel® IXP465 Network Processor. A subset of these features is supported by certain processors in the IXP45X/IXP46X product line, such as the Intel® IXP460 or Intel® IXP455 network processors. For details on feature support listed by processor, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

Some of the key features of the IXP45X/IXP46X network processors, when used as a single-chip solution for embedded applications, are as follows:


- Intel XScale® Core (compliant with Intel® StrongARM® architecture) — Up to 667 MHz
- 32-bit PCI interface Master/Target 33/66 MHz
- Universal Serial Bus (USB) 1.1 Device Controller
- Universal Serial Bus (USB) 2.0 Host Controller
- DDRI-266 SDRAM (133-MHz Clock, 266-Mbps per data line) — User-enabled ECC, supports up to 1 Gbyte of external memory
- 32-bit Expansion Bus Interface — Master/Target interface
- Two UART ports
- Up to six Ethernet ports (consult device part number for enabled features) MII/SMII/SSMII
- Up to three NPEs
- UTOPIA Level 2 Interface

- Synchronous Serial Port Interface (SSP)
- Two High-Speed Serial Port Interfaces (HSS)
- Inter-Integrated Circuit (IIC or I2C) Interface
- 16 GPIO (General Purpose Input Output)
- Packaging
 - 544-pin PBGA package
 - Commercial temperature (0° to +70° C)
 - Extended temperature (-40° to +85° C)

For a complete features list and block diagram description, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

A block diagram of all major internal hardware components of the IXP465 network processor is given in [Figure 1](#). The illustration also shows how the components interface with each other through the various bus interfaces such as the North AHB, South AHB, and APB.

Figure 1. Intel® IXP465 Component Block Diagram



1.5 Typical Applications

- High-performance DSL modem
- High-performance cable modem
- Residential gateway
- SME router
- Integrated access device (IAD)
- Set-top box
- DSLAM
- Access points — 802.11a/b/g
- Industrial controllers
- Network printers
- VoIP Gateways

2.1 System Architecture Description

The Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors are multi-function processors that integrate the Intel XScale[®] Core (ARM* architecture compliant) with highly integrated peripheral controllers and intelligent network processor engines.


The processor is a highly integrated design, manufactured with Intel's 0.18- μ m production semiconductor process technology. This process technology — along with numerous, dedicated-function peripheral interfaces and many features with the Intel XScale core — addresses the needs of many system applications and helps reduce system costs. The processors can be configured to meet many system application and implementation needs.

Figure 2 illustrates one of many applications for which the IXP45X/IXP46X network processors can be implemented. For detailed functional descriptions, see the *Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors Developer's Manual*.

2.2 System Memory Map

For a complete memory map and register description of each individual module, refer to the *Intel[®] IXP45X and Intel[®] IXP46X Product Line of Network Processors Developer's Manual*.

Figure 2. Intel® IXP465 System Block Diagram



B4835-001

General Hardware Design Considerations

This chapter contains information for implementing and interfacing to major hardware blocks of the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors. Such blocks include DDR SDRAM, Flash, SRAM, Ethernet PHYs, UART and most other peripherals interfaces. Signal definition tables list resistor recommendations for pull-ups and pull-downs.

Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. Features enabled by a specific part number and required to be Soft Fuse-disabled, only require pull-ups or pull-downs in the **clock-input signals**. Other conditions may require pull-up or pull-down resistors for configuration purposes at power on or reset. Likewise, open-collector outputs must be pulled-high.

Warning: The IXP45X/IXP46X network processors' I/O pins are 3.3 V only, except for DDR SDRAM which is 2.5 V. *None of the I/Os are 5-V tolerant.*

Table 1 gives the legend for interpreting the **Type** field used in this chapter's signal-definition tables.

Table 1. Signal Type Definitions

Symbol	Description
I	Input pin only
O	Output pin only
I/O	Pin can be either an input or output
OD	Open-drain pin
TRI	Tri-State pin
PWR	Power pin
GND	Ground pin

3.1 Soft Fusible Features

Soft Fuse Enable/Disable is a method to enable or disable features in hardware, virtually disconnecting the hardware modules from the processor.

Some of the features offered in the IXP45X/IXP46X product line can be Soft Fuse Enabled/Disabled during boot. It is recommended that if a feature is not used in the design, the feature be Soft disabled. This will help reduce power and maintain the part running at a cooler temperature. When Soft Fuse Disabled, a pull-up resistor must be connected to each clock input pins of the disabled feature interface. All other signals can be left unconnected.

Soft Fuse Enable/Disable can be done by writing to EXP_UNIT_FUSE_RESET register, for more information refer to the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual* and review the register description.

Table 2. Soft Fusible Features

Name	Description
PCI	The complete bus must be enabled or disabled.
HSS0/1	Can only be disabled as a pair.
UTOPIA	If enabling UTOPIA, MACs on NPE A will be disabled. If enabling MACs on NPE A, UTOPIA will be disabled.
ETHERNET ABC	Can enable either MII MACs or SMII MACs, but not both at the same time. Enabling of MACs can be separately done per each NPE.
USB Host	Each USB can be enabled separately.
USB Device	Each USB can be enabled separately.
DDR ECC	DDR can be disabled separately from the rest of the DDR interface.

3.2 DDR-266 SDRAM Interface

The IXP45X/IXP46X network processors support unbuffered, DDR-266 SDRAM technology, capable of addressing two memory banks (one bank per CS). Each bank can be configured to support 32/64/128/256/512-Mbyte for a total combined memory support of 1 Gbyte.

The device supports non-ECC and ECC for error correction, which can be enable or disable by software as required. Banks have a bus width of 32 bits for non ECC or 40 bits for ECC enable (32-bit data + 8-bit ECC).

For a complete feature list, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

General DDR SDRAM routing guidelines can be found in [Section 7.1.5, “Routing Guidelines”](#) on [page 89](#). For more detailed information, see the PC266 DDR SDRAM specification.

3.2.1 Signal Interface

Table 3. DDR SDRAM Interface Pin Description (Sheet 1 of 3)

Name	Input Output	Device-Pin Connection	VTT Termination	Description
DDRI_CK[2:0]	O	Connect a pair of differential clock signals to every device; When using both banks, daisy chain devices with same data bit sequence. Include a 15 to 20 Ω series termination at the source of each signal. Also place a 120 Ω differential terminating resistor between each of the differential pairs at the destination end.	No	DDR SDRAM Clock Out — Provides the positive differential clocks to the external SDRAM memory subsystem.
DDRI_CK_N[2:0]	O	Same as above	No	DDR SDRAM Clock Out — Provides the negative differential clocks to the external SDRAM memory subsystem.

Table 3. DDR SDRAM Interface Pin Description (Sheet 2 of 3)

Name	Input Output	Device-Pin Connection	VTT Termination	Description
DDRI_CS_N[1:0]	O	Use the same CS to control 32-bit data + 8-bit ECC, per bank	Yes	Chip Select — Must be asserted for all transactions to the DDR SDRAM device. One per bank.
DDRI_RAS_N	O	The RAS signal needs to be connected to each device in a daisy chain manner	Yes	Row Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the row.
DDRI_CAS_N	O	The CAS signal needs to be connected to each device in a daisy chain manner	Yes	Column Address Strobe — Indicates that the current address on DDRI_MA[13:0] is the column.
DDRI_WE_N	O	The WE signal needs to be connected to each device in a daisy chain manner	Yes	Write Strobe — Defines whether or not the current operation by the DDR SDRAM is to be a read or a write.
DDRI_DM[4:0]	O	Connect to each DM device pin. For the 8-bit devices connect one DM signal per device. For the 16-bit devices connect two DM signals per device (depending on how many data bits are being used).	Yes	Data Bus Mask — Controls the DDR SDRAM data input buffers. Asserting DDRI_WE_N causes the data on DDRI_DQ[31:0] and DDRI_CB[7:0] to be written into the DDR SDRAM devices. DDRI_DM[4:0] controls this operation on a per-byte basis. DDRI_DM[3:0] are intended to correspond to each byte of a word of data. DDRI_DM[4] is intended to be utilized for the ECC byte of data.
DDRI_BA[1:0]	O	The BA signals needs to be connected to each device in a daisy chain manner.	Yes	DDR SDRAM Bank Selects — Controls which of the internal DDR SDRAM banks to read or write. DDRI_BA[1:0] are used for all technology types supported.
DDRI_MA[13:0]	O	All address signals need to be connected to each device in a daisy chain manner.	Yes	Address bits 13 through 0 — Indicates the row or column to access depending on the state of DDRI_RAS_N and DDRI_CAS_N.
DDRI_DQ[31:0]	I/O	Need to be connected in parallel to achieve a 32-bit bus width.	Yes	Data Bus — 32-bit wide data bus.
DDRI_CB[7:0]	I/O	Connect to ECC memory devices.	Yes	ECC Bus — Eight-bit error correction code which accompanies the data on DDRI_DQ[31:0]. When ECC is disabled and not being used in a system design, these signals are not required for any connection.
DDRI_DQS[4:0]	I/O	Connect DQS[3:0] to devices with data signals and DQS[4] to devices with ECC signals.	Yes	Data Strobes Differential — Strobes that accompany the data to be read or written from the DDR SDRAM devices. Data is sampled on the negative and positive edges of these strobes. DDRI_DQS[3:0] are intended to correspond to each byte of a word of data. DDRI_DQS[4] is intended to be utilized for the ECC byte of data.
DDRI_CKE[1:0]	O	Use one CKE per bank, never mix the CKE on the same bank. Use CKE[0] for bank0 and CKE[1] for bank1	Yes	Clock enables — One clock after DDRI_CKE[1:0] is de-asserted, data is latched on DQ[31:0] and DDRI_CB[7:0]. Burst counters within DDR SDRAM device are not incremented. De-asserting this signal places the DDR SDRAM in self-refresh mode. For normal operation, DDRI_CKE[1:0] must be asserted.

Table 3. DDR SDRAM Interface Pin Description (Sheet 3 of 3)

Name	Input Output	Device-Pin Connection	VTT Termination	Description
DDRI_RCVENOUT_N	O	Connect RCVEOUT to RCVENIN and follow note on pin description in this table.	No	RECEIVE ENABLE OUT must be connected to DDRI_RCVENIN_N signal of the IXP45X/ IXP46X product line and the propagation delay of the trace length must be matched to the clock trace plus the average DQ Traces.
DDRI_RCVENIN_N	I	Same as above	No	RECEIVE ENABLE IN provides delay information for enabling the input receivers and must be connected to the DDRI_RCVENOUT_N signal of the IXP45X/ IXP46X network processors.
DDRI_RCOMP	O	Tied off to a resistor	Tied off to a resistor	20 Ohm Resistor connected to ground used for process/temperature adjustments.
DDRI_VREF	I	VCCM/2	VCCM/2	DDR SDRAM Voltage Reference — is used to supply the reference voltage to the differential inputs of the memory controller pins.

3.2.2 DDR SDRAM Memory Interface

The IXP45X/IXP46X network processors support compatible DDR-266 SDRAM, 8- and 16-bit wide devices, with a total bus width of 32 bits. Only 32-bit-wide accesses are supported.

The maximum supported memory is 1 Gbyte, configured by enabling both physical banks of DDR-266 SDRAM devices. Each bank can be composed of four 1-Gbit (32 Mbit X 8 X 4) devices and use one chip-selects per bank. The minimum supported memory is 32 Mbyte, configured by enabling a single physical bank of DDR-266 SDRAM devices. The bank would consist of two 128-Mbit (2 Mbit X 16 X 4) devices and using a single chip-select.

All supported memory configurations are listed in [Table 27, “Supported Memory Configurations” on page 78](#). Remember that these are all non-buffer devices, as the IXP45X/IXP46X network processors only support non-buffer memory devices.

For a complete description on how the IXP45X/IXP46X network processors interface to DDR SDRAM, see [“DDR-SDRAM” on page 77](#).

3.2.3 DDR SDRAM Initialization

For instructions on DDR SDRAM initialization, refer to the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual* and its section titled “DDR SDRAM Initialization.”

3.3 Expansion Bus

The Expansion Bus of the IXP45X/IXP46X network processors is specifically designed for compatibility with Intel- and Motorola*-style microprocessor interfaces and Texas Instruments* DSP standard Host-Port Interfaces* (HPI).

The expansion bus controller includes a 25-bit address bus and a 32-bit wide data path, running at a maximum speed of 80 MHz from an external clock oscillator. The bus can be configured to support the following target devices:

- Intel multiplexed
- Intel StrataFlash®
- Micron* Flow-Through ZBT
- Motorola non multiplexed
- Intel non-multiplexed
- Synchronous Intel StrataFlash® Memory
- Motorola multiplexed
- Texas Instruments* Host Port Interface (HPI)

The expansion bus controller also has an arbiter that supports up to four external devices that can master the expansion bus. External masters can be used to access external slave devices that reside on the expansion bus, including access to internal memory mapped regions within the IXP45X/IXP46X network processors.

All supported modes are seamless and no additional glue logic is required. Other cycle types may be supported by configuring the Timing and Control Register for Chip Select.

Applications having less than 32 data bits may connect to less than the full 32 bits. Devices with wider than 32-bit data bus are not supported. A total of eight chip selects are supported with an address space of up to 32 Mbytes per chip select.

3.3.1 Signal Interface

Table 4. Expansion Bus Signal Recommendations (Sheet 1 of 2)

Name	Input Output	Pull Up Down	Recommendations
EX_CLK	I	No	Use series termination resistor, 10Ω to 33Ω at the source.
EX_ALE	TRI O	No	Use series termination resistor, 10Ω to 33Ω at the source.
EX_ADDR[24:0]	I/O	Yes	Use 10-KΩ resistors for pull-downs; required for boot strapping for initial configuration of Configuration Register 0. Pull-ups are not required as for when the system comes out of reset, all bits are initially set HIGH. For more details, see Table 5, "Boot/Reset Strapping Configuration" on page 22 . For additional details on address strapping, see the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual</i> .
EX_WR_N	I/O	No	Use series termination resistor, 10Ω to 33Ω at the source.
EX_RD_N	I/O	No	Use series termination resistor, 10Ω to 33Ω at the source.
EX_CS_N[7:0]	I/O	Yes	Use series termination resistor, 10Ω to 33Ω at the source. Use 10KΩ resistors pull-ups to ensure that the signal remains de-asserted.
EX_DATA[31:0]	I/O	No	
EX_BE_N[3:0]	I/O	No	
EX_IOWAIT_N	I	Yes	Should always be pulled high though a 10-KΩ resistor.
EX_RDY_N[3:0]	I	Yes	Should be pulled high though a 10-KΩ resistor when <i>not</i> being utilized in the system.
EX_PARITY[3:0]	I/O	No	
EX_REQ_N[3:1]	I	Yes	Should be pulled high though a 10-KΩ resistor when <i>not</i> being utilized in the system.
EX_REQ_GNT_N	I	Yes	Should be pulled high though a 10-KΩ resistor when <i>not</i> being utilized in the system.

Table 4. Expansion Bus Signal Recommendations (Sheet 2 of 2)

Name	Input Output	Pull Up Down	Recommendations
EX_GNT_N[3:1]	O	No	
EX_GNT_REQ_N	O	No	
EX_SLAVE_CS_N	I	Yes	Should be pulled high though a 10-K Ω resistor when <i>not</i> being utilized in the system.
EX_BURST	I	Yes	Should be pulled high though a 10-K Ω resistor when <i>not</i> being utilized in the system.
EX_WAIT_N	TRI O	Yes	Should always be pulled high though a 10-K Ω resistor.

3.3.2 Reset Configuration Straps

At power up or whenever RESET_IN_N is asserted, the expansion bus address outputs are switched to inputs and the state of the inputs are captured and stored in Configuration Register 0, bits 24 through 0. This occurs when PLL_LOCKED is de-asserted.

The strapping of expansion bus address pins can be done by placing external pull-down resistors at the required address pin. It is not required to use external pull-up resistors, by default upon reset all bits on Configuration Register 0 are set High, unless an external pull down is used to set them Low. For example to register a bit low or high in the Configuration Register 0, do the following:

Place an external 10-K Ω pull-down resistor to set a bit LOW.

No external pull-up is required, by default upon reset, bits are set HIGH.

The state of the boot-strapping resistor is register on the first cycle after the synchronous de-assertion of the reset signal. These bits can be read or written as needed for desired configurations. It is recommended that only Bit 31, Memory Map, be changed from 1 to 0 after execution of boot code from external flash.

For a complete bit description of Configuration Register 0, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

Table 5. Boot/Reset Strapping Configuration (Sheet 1 of 3)

Name	Function	Description
EX_ADDR[24]	(Reserved)	(Reserved)
EX_ADDR[23:21]	Intel XScale® Core Clock Set[2:0]	Allows changing Intel XScale® Core clock speed. This will override device fuse settings. However cannot be used to over-clock core speed.
EX_ADDR[20:17]	Customer	Customer-defined bits. (Might be used for board revision.)
EX_ADDR[16:11]	(Reserved)	(Reserved)

Table 5. Boot/Reset Strapping Configuration (Sheet 2 of 3)

Name	Function	Description
EX_ADDR[10]	IOWAIT_CS0	<p>1 = EX_IOWAIT_N is sampled during the read/write expansion bus cycles for Chip Select 0.</p> <p>0 = EX_IOWAIT_N is ignored for read and write cycles to Chip select 0 if EXP_TIMING_CS0 is configured to Intel mode.</p> <p>Typically, IOWAIT_CS0 must be pulled down to Vss when attaching a Synchronous Intel StrataFlash® on Chip Select 0 since the default mode for EXP_TIMING_CS0 is Intel mode and EX_IOWAIT_N is an unknown value for Synchronous Intel StrataFlash.</p> <p>If the board does not connect the Synchronous Intel StrataFlash WAIT pin to EX_WAIT_N (and the board guarantees EX_IOWAIT_N is pulled up), the value of IOWAIT_CS0 is a don't-care, since EX_IOWAIT_N will not be asserted.</p> <p>When EXP_TIMING_CS0 is reconfigure to Intel Synchronous mode during boot-up (for synchronous Intel chips), the expansion bus controller ignores EX_IOWAIT_N during read and write cycles since the WAIT functionality is determined from the EXP_SYNCINTEL_COUNT and EXP_TIMING_CS registers.</p>
EX_ADDR[9]	EXP_MEM_DRIVE	Refer to table found in EX_ADDR[5].
EX_ADDR[8]	USB Clock	<p>Controls the USB clock select.</p> <p>1 = USB Host/Device clock is generated internally</p> <p>0 = USB Device clock is generated from GPIO[0].</p> <p>USB Host clock is generated from GPIO[1]. When generating a spread spectrum clock on OSC_IN, GPIO[0] can be driven from the system board to generate a 48-MHz clock for the USB Device and GPIO[1] can be driven from the system board to generate a 60-MHz clock for the USB Host.</p>
EX_ADDR[7]	32_FLASH	Refer to table found in EX_ADDR[0]
EX_ADDR[6]	EXP_ARB	<p>Configures the Expansion bus arbiter.</p> <p>0 = External arbiter for Expansion bus.</p> <p>1 = Expansion bus controller arbiter enabled</p>
EX_ADDR[5]	EXP_DRIVE	<p>Expansion bus low/medium/high drive strength. The drive strength depends on EXP_DRIVE and EXP_MEM_DRIVE configuration bits.</p> <p>B9. B5</p> <hr/> <p>0 . . 0 Reserved</p> <p>0 . . 1 Medium Drive</p> <p>1 . . 0 Low Drive</p> <p>1 . . 1 High Drive</p>
EX_ADDR[4]	PCI_CLK	<p>Sets the clock speed of the PCI Interface</p> <p>0 = 33 MHz</p> <p>1 = 66 MHz</p>
EX_ADDR[3]	(Reserved)	(Reserved). EX_ADDR[3] must not be pulled down during address strapping.

Table 5. Boot/Reset Strapping Configuration (Sheet 3 of 3)

Name	Function	Description
EX_ADDR[2]	PCI_ARB	Enables the PCI Controller Arbiter 0 = PCI arbiter disabled 1 = PCI arbiter enabled
EX_ADDR[1]	PCI_HOST	Configures the PCI Controller as PCI Bus Host 0 = PCI as non-host 1 = PCI as host
EX_ADDR[0]	8/16_FLASH	Specifies the data bus width of the FLASH memory device found on Chip Select 0. The data bus is based upon bits 0 and 7 of Configuration Register 0 . 32_FLASH 8/16_FLASH Data bus size B7 . B0 ----- 0 . . 0 16-bit 0 . . 1 8-bit 1 . . 0 (Reserved) 1 . . 1 32-bit

3.3.3 8-Bit Device Interface

The IXP45X/IXP46X network processors support 8-bit-wide data bus devices (byte mode). For Intel interface cycles, the data lines and control signals can be connected as shown in [Figure 3, “8/16/32-Bit Device Interface: No Byte-Enable”](#) and [Figure 4, “8/16/32-Bit Device Interface: Byte Enable”](#). During byte mode accesses, the remaining data signals not being used EX_DATA[31:8], are driven by the processor to an unpredictable state on WRITE cycles and tri-stated during READ cycles.

When booting an 8-bit flash device, the expansion bus must be configured during reset to the 8-bit mode (see Configuration Register 0). To accomplish this, boot-strapping is required in certain address pins of the Expansion bus. For example, as in this case when booting of an 8-bit flash device, bit 0 and 7 of Configuration Register 0 needs to be set as follow:

Bit 0 = 1. By default this bit is set high when coming off reset or any time reset is asserted.

Bit 7 = 0. This can be done by placing an external 10-K Ω pull-down resistor to pin EX_ADDR[7].

If it is required to change access mode, after the system has booted, and during normal operation; the Timing and Control Register for Chip Select needs to be configured to perform the desired mode access. For a complete description on accomplishing this refer to the “Expansion Bus” chapter in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual*.

3.3.4 16-Bit Device Interface

The IXP45X/IXP46X network processors support 16-bit wide data bus devices (16-bit word mode). For Intel interface cycles, the data lines and control signals can be connected as shown in [Figure 3, “8/16/32-Bit Device Interface: No Byte-Enable”](#) and [Figure 4, “8/16/32-Bit Device Interface: Byte Enable”](#). During word mode accesses, the remaining data signals not being used EX_DATA[31:16], are driven by the processor to an unpredictable state on WRITE cycles and tri-stated during READ cycles.

When booting a 16-bit flash device, the expansion bus must be configured during reset to the 16-bit mode (see Configuration Register 0). To accomplish this, boot-strapping is required in certain address pins of the Expansion bus.

For example, as in this case when booting of a 16-bit flash device, bit 0 and 7 of Configuration Register 0 needs to be set as follows:

- Bit 0 = 0.
This can be done by placing an external 10-K Ω pull-down resistor to pin EX_ADDR[0].
- Bit 7 = 0.
This can be done by placing an external 10-K Ω pull-down resistor to pin EX_ADDR[7].

If it is required to change access mode, after the system has booted, and during normal operation; the Timing and Control Register for Chip Select needs to be configured to perform the desired mode access. For a complete description on accomplishing this refer to the “Expansion Bus” chapter in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual*.

3.3.5 32-Bit Device Interface

The IXP45X/IXP46X network processors support 32-bit wide data bus devices (32-bit word mode). For Intel interface cycles, the data lines and control signals can be connected as shown in Figure 3, “8/16/32-Bit Device Interface: No Byte-Enable” and Figure 4, “8/16/32-Bit Device Interface: Byte Enable”.

When booting a 32-bit flash device, the expansion bus must be configured during reset to the 32-bit mode (see Configuration Register 0). To accomplish this, boot-strapping is required in certain address pins of the Expansion bus. For example, as in this case when booting of a 32-bit flash device, bit 0 and 7 of Configuration Register 0 needs to be set as follows:

- Bit 0 = 1.
By default this bit is set high when coming off reset or any time reset is asserted.
- Bit 7 = 1.
By default this bit is set high when coming off reset or any time reset is asserted.

If it is required to change access mode, after the system has booted, and during normal operation; the Timing and Control Register for Chip Select needs to be configured to perform the desired mode access. For a complete description on accomplishing this refer to the “Expansion Bus” chapter in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer’s Manual*.

Figure 3. 8/16/32-Bit Device Interface: No Byte-Enable





Figure 4. 8/16/32-Bit Device Interface: Byte Enable




3.3.6 Flash Interface

Figure 5 illustrates how a boot ROM is connected to the expansion bus. The flash (ROM) used in the block diagram is the Intel StrataFlash® memory device TE28F256J3C — 32-Mbyte, 16-bit, flash in the 56-TSOP package. The Intel StrataFlash memory TE28F256J3C is part of the 0.18-μm, 3.3-V Intel StrataFlash memory.

The E28F256J3C supports common flash interface (CFI). For information on migrating from J3A to J3C Intel StrataFlash memory, see the *Intel StrataFlash® Memory J3A to J3C Migration Guide - Application Note 792* (document 300374).

The example in Figure 5 shows a 16-bit flash memory device connected to the IXP45X/IXP46X network processors. Boot-strapping is required in the address bus, both EX_ADDR[0] and EX_ADDR[7] need external, 10-KΩ pull-down resistors (not shown on diagram). The pull-down resistors will set Bits 0 and 7 low in the Configuration Register 0. This in turn will set the processor into a 16-bit-mode access.


Figure 5. Flash Interface Example



3.3.7 SRAM Interface

A typical connection between an 8-bit SRAM memory device and the IXP45X/IXP46X network processors expansion bus is shown in Figure 6 on page 29. When attempting to communicate to this device, the Timing and Control Register for Chip Select needs to be configured for proper access. For more information, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

Figure 6. Expansion Bus SRAM Interface



3.3.8 Design Notes

Care must be taken when loading the bus with too many devices. As more devices are added, the loading capacity adds up — to the point where timing can become critical.

To account for this, timing on the expansion bus may be adjusted in the Timing and Control Register for Chip Select. If an edge rises slowly due to low drive strength, the processors should wait an extra cycle before the value is read. For more information, see the documentation on Timing and Control Register for Chip Select bits [29:16] in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

3.4 UART Interface

The IXP45X/IXP46X network processors provide two dedicated, Universal Asynchronous Receiver/Transmitter Serial Ports (UARTs). These are high-speed UARTs, capable of supporting baud rates from 1,200 Baud to 921.6 Kbaud.

The hardware supports a four-wire interface:

- Transmit Data
- Receive Data
- Request to Send
- Clear to Send

Note: The UART module does not support full modem functionality. However, this can be implemented, by using GPIO ports to generate DTR, DSR, RI, and DCD and making some changes to the driver.


3.4.1 Signal Interface

Table 6. UART Signal Recommendations

Name	Input Output	Pull Up Down	Recommendations
RXDATA0	I	Yes	Serial data input Port 0. When signal is not being used in the system, this pin should be pulled high with a 10-K Ω resistor.
TXDATA0	O	No	Serial data output Port 0.
CTS0_N	I	Yes	Clear-To-Send Port 0. When signal is not being used in the system, this pin should be pulled high with a 10-K Ω resistor.
RTS0_N	O	No	Request-To-Send Port 0.
RXDATA1	I	Yes	Serial data input Port 1. When signal is not being used in the system, this pin should be pulled high with a 10-K Ω resistor.
TXDATA1	O	No	Serial data output Port 1.
CTS1_N	I	Yes	Clear-To-Send Port 1. When signal is not being used in the system, this pin should be pulled high with a 10-K Ω resistor.
RTS1_N	O	No	Request-To-Send Port 1.

The following figure contain a typical four signal interface between the UART and an RS-232 transceiver driver, required to interface with external devices. Unused inputs to the RS-232 driver can be connected to ground. This will avoid signals floating to undetermined states which can cause over heating of the driver leading to permanent damage.

Figure 7. UART Interface Example



3.5 MII/SMII/SSMII Interface

The IXP45X/IXP46X network processors support a maximum of six Ethernet MACs. Depending on the IXP45X/IXP46X network processors part number used, various combinations can be used. For the various features that can be enable a variety of needs, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

All MACs contained in the NPEs are compliant to the IEEE 802.3 specification and handle flow control for the IEEE 802.3Q VLAN specification.

The Management Data Interface (MDI) supports a maximum of 32 PHY addresses. MDI signals are required to be connected to every PHY chip. Each PHY port is assign a unique address in the external PHY chip from 0 to 31, totaling a maximum of 32 PHY addresses. The maximum number of MACs supported by the IXP45X/IXP46X network processors is six.

The MII interface supports clock rates of 25 MHz for 100-Mbps operation or 2.5 MHz for 10-Mbps operation.

SMII interface supports clock rate of 125 MHz for 10/100-Mbps operation.

General PHY Ethernet devices routing guidelines can be found in [Section 5.2.3, “SMII Signal Considerations”](#) on page 69. For more detailed information, see the IEEE 802.3 specification.

3.5.1 Signal Interface MII

Table 7. MII NPE A Signal Recommendations

Name	Input/ Output	Pull Up Down	Recommendations
ETHA_TXCLK	I	Yes	Transmit Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHA_TXDATA[3:0]	O	No	Transmit Data.
ETHA_TXEN	O	No	Transmit Enable.
ETHA_RXCLK	I	Yes	Receive Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHA_RXDATA[3:0]	I	Yes	Receive Data. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHA_RXDV	I	Yes	Receive Data Valid. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHA_COL	I	Yes	Collision Detect. If operating in a full duplex mode and there is no requirement to use the Collision Detect signal, then the pin must be pulled low with a 10-KΩ resistor.
ETHA_CRS	I	Yes	Carrier Sense. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
NOTES: <ol style="list-style-type: none"> Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals. 			

Table 8. MII NPE B Signal Recommendations (Sheet 1 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
ETHB_TXCLK	I	Yes	Transmit Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHB_TXDATA[3:0]	O	No	Transmit Data.
ETHB_TXEN	O	No	Transmit Enable.
ETHB_RXCLK	I	Yes	Receive Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.

Table 8. MII NPE B Signal Recommendations (Sheet 2 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
ETHB_RXDATA[3:0]	I	Yes	Receive Data. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHB_RXDV	I	Yes	Receive Data Valid. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHB_COL	I	Yes	Collision Detect. If operating in a full duplex mode and there is no requirement to use the Collision Detect signal, then the pin must be pulled low with a 10-KΩ resistor.
ETHB_CRS	I	Yes	Carrier Sense. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

Table 9. MII NPE C Signal Recommendations (Sheet 1 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
ETHC_TXCLK	I	Yes	Transmit Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHC_TXDATA[3:0]	O	No	Transmit Data.
ETHC_TXEN	O	No	Transmit Enable.
ETHC_RXCLK	I	Yes	Receive Clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHC_RXDATA[3:0]	I	Yes	Receive Data. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
ETHC_RXDV	I	Yes	Receive Data Valid. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.

Table 9. MII NPE C Signal Recommendations (Sheet 2 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
ETHC_COL	I	Yes	Collision Detect. If operating in a full duplex mode and there is no requirement to use the Collision Detect signal, then the pin must be pulled low with a 10-K Ω resistor.
ETHC_CRS	I	Yes	Carrier Sense. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in note 1 — only require pull-ups or pull-downs in the clock-input signals .			


Table 10. MAC Management Signal Recommendations NPE A,B,C

Name	Input/ Output	Pull Up/ Down	Recommendations
ETH_MDIO	IO	Yes	NPE A,B,C Management data output. An external pull-up resistor of 1.5 K Ω is required on ETH_MDIO to properly quantify the external PHYs used in the system. For specific implementation, see the IEEE 802.3 specification. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
ETH_MDC	O	No	NPE A,B,C Management data clock.

3.5.2 Device Connection, MII

Figure 8 is a typical example of an Ethernet PHY device interfacing to one of the MACs via the MII hardware protocol.

Figure 8. MII Interface Example



3.5.3 Signal Interface, SMII

Serial Media Independent Interface (SMII) is a hardware feature to convey complete MII interface between a MAC and 10/100 PHY interface with two data pins per port and one synchronizing signal for multi PHYs.

Table 11. SMII Signal Recommendations: NPE A, B, C (Sheet 1 of 2)


Name	Input/ Output	Pull Up/ Down	Recommendations
SMII_TXDATA[4]	O	No	NPE A Transmit Data Port 4.
SMII_RXDATA[4]	I	Yes	NPE A Received Data Port 4. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

Table 11. SMII Signal Recommendations: NPE A, B, C (Sheet 2 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
SMII_CLK	I	Yes	NPE A,B,C Reference Clock, 125-MHz. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
SMII_TXDATA[0] / SMII_TXDATA[1] / SMII_TXDATA[2] / SMII_TXDATA[3]	O	No	NPE B Transmit Data Ports 3,2,1,0.
SMII_RXDATA[0] / SMII_RXDATA[1] / SMII_RXDATA[2] / SMII_RXDATA[3]	I	Yes	NPE B Transmit Data Ports 3,2,1,0. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor. One special configuration exists for the board designer. When NPE B is configured in SMII mode of operation and a subset of the four SMII ports are utilized (i.e. All four are enabled but only two are being connected). The unused inputs must be tied high with a 10-K Ω resistor.
SMII_SYNC	O	No	NPE B Synchronous pulse.
ETH_MDIO	IO	Yes	NPE A,B,C Management data output. An external pull-up resistor of 1.5 K Ω is required on ETH_MDIO to properly quantify the external PHYs used in the system. For specific implementation, see the IEEE 802.3 specification. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
ETH_MDC	O	No	NPE A,B,C Management data clock.
SMII_TXDATA[5]	O	No	NPE C Transmit Data Ports 5.
SMII_RXDATA[5]	I	Yes	NPE C Receive Data Ports 5. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

3.5.4 Device Connection, SMII

Figure 9. SMII Interface Example



3.5.5 Signal Interface, Source Synchronous SMII

Source Synchronous SMII (SSMII) is an additional feature used for designs that require an additional trace delay longer than 1nSec. For this application four more signals have been added in place of the SYNC signal in the SMII; this includes TX_CLK and TX_SYNC used for synchronizing with the transmitting ports and RX_CLK and RX_SYNC used for synchronizing with the receiving ports.

Table 12. Source Synchronous SMII Signal Recommendations NPE A,B,C (Sheet 1 of 2)

Name	Input Output	Pull Up Down	Recommendations
SMII_TXDATA[4]	O	No	NPE A Transmit Data Port 4.
SMII_RXDATA[4]	I	Yes	NPE A Received Data Port 4. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
SMII_CLK	I	Yes	NPE A,B,C Reference Clock, 125-MHz. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
SMII_TXDATA[0] / SMII_TXDATA[1] / SMII_TXDATA[2] / SMII_TXDATA[3]	O	No	NPE B Transmit Data Ports 3,2,1,0.
SMII_TXCLK	O	No	NPE A,B,C Transmit Clock, 125-MHz.
SMII_RXCLK	I	Yes	NPE A,B,C Received Clock, 125-MHz. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
SMII_RXDATA[0] / SMII_RXDATA[1] / SMII_RXDATA[2] / SMII_RXDATA[3]	I	Yes	NPE B Received Data Ports 3,2,1,0. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor. One special configuration exists for the board designer. When NPE B is configured in SMII mode of operation and a subset of the four SMII ports are utilized (i.e. All four are enabled but only two are being connected). The unused inputs must be tied high with a 10-KΩ resistor.
SMII_RXSYNC	I	Yes	NPE B Receive Synchronization pulse. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
SMII_TXSYNC	O	No	NPE B Transmit Synchronization pulse.
ETH_MDIO	IO	Yes	NPE A,B,C Management data output. An external pull-up resistor of 1.5 KΩ is required on ETH_MDIO to properly quantify the external PHYs used in the system. For specific implementation, see the IEEE 802.3 specification. Should be pulled high through a 10-KΩ resistor when not being utilized in the system.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

Table 12. Source Synchronous SMII Signal Recommendations NPE A,B,C (Sheet 2 of 2)


Name	Input Output	Pull Up Down	Recommendations
ETH_MDC	O	No	NPE A,B,C Management data clock.
SMII_TXDATA[5]	O	No	NPE C Transmit Data Ports 5.
SMII_RXDATA[5]	I	Yes	NPE C Receive Data Ports 5. Should be pulled high through a 10-K Ω resistor when not being utilized in the system.

NOTES:

1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. *A feature cannot be enabled after being disabled without asserting a system reset.*
2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected.
3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the **clock-input signals**.

3.5.6 Device Connection, Source Synchronous SMII

Figure 10. Source Synchronous SMII Interface Example



3.6 GPIO Interface

The IXP45X/IXP46X network processors provide 16 general-purpose input/output pins for use in generating and capturing application specific input and output signals. Each individual pin can be programmed as either an input or output.

When programmed as an input, each individual pin can be configured to be an interrupt source. Interrupt sources can be configured to detect either active high, active low, rising edge, falling edge, or transitional. In addition, GPIO14 and GPIO15 can be programmed to provide a user-programmable clock out.

During reset, all pins are configured as inputs and remain in this state until configured otherwise, with the exception of GPIO15, which by default provides a clock output. The driver strength of GPIO pins is sufficient to drive external LEDs with a proper limiting resistor.

3.6.1 Signal Interface

Table 13. GPIO Signal Recommendations

Name	Input/ Output	Pull Up/ Down	Recommendations
GPIO[13:0]	IO	Yes	General Purpose Input/Output. If used as an input interrupt, should be pull-up or pull-down, depending on the level of activation. For example: Active high, use a 10-K Ω pull-down resistor. Active low, use a 10-K Ω pull-up resistor. Should be pulled high through a 10-K Ω resistor when <i>not</i> used.
GPIO[14]	IO	Yes	General Purpose Input/Output. Same recommendations as GPIO[13:0]. An additional feature includes Clock generation, max clock out 33.33 MHz., set as input by default.
GPIO[15]	IO	Yes	General Purpose Input/Output. Same recommendations as GPIO[13:0]. An additional feature includes Clock generation, max clock out 33.33 MHz., set as output by default.

3.6.2 Design Notes

The drive strength for GPIO[15:14] is limited to 8 mA, while GPIO [13:0] can output up to 16 mA. When used for driving high current devices such as LEDs or relays, make sure to place current-limiting resistor or permanent damage to the IXP45X/IXP46X network processors driver might be done.

It is recommended that a 10-K Ω pull-up resistor be used when a GPIO port is configured as an input and not being used.

3.7 I²C Interface

The IXP45X/IXP46X network processors support I²C interface and protocol. The hardware-embedded block supports transfer rates in Standard-mode at up to 100 Kbps or Fast-mode at up to 400 Kbps, 7-bit addressing, and Master or Slave mode.

Note: The I2C block does not support 10-bit addressing mode.

Figure 11 shows the schematic for connecting the I²C interface to a 256-byte I²C EEPROM, 7-bit addressing mode (Philips* PC8582C-2T/03).

3.7.1 Signal Interface

Table 14. I2C Signal Recommendations

Name	Input Output	Pull Up Down	Recommendations
I2C_SCL	I/O	Yes	Serial Data. Use a 4.7-K Ω pull-up resistor.
I2C_SDA	I/O	Yes	Serial Clock. Use a 4.7-K Ω pull-up resistor.

3.7.2 Device Connection


More information is available from the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet* and the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

Note: Because of the characteristics of the I2C bus (Open Drain/Collector) pull-up resistors are required. Use 2 K Ω to 10 K Ω resistors.

The *I²C-Bus Specification*, available from Philips Semiconductors*, states:

The external pull-up resistor connected to the bus lines must be adapted to accommodate the shorter maximum permissible rise time for the Fast-mode I²C-bus. For bus loads up to 200 pF, the pull-up device for each bus line can be a resistor; for bus loads between 200 pF and 400 pF, the pull-up device can be a current source (3 mA max.) or a switched resistor circuit. The actual value of the pull-up is system dependent and a guide is presented in the *I²C-Bus Specification* on determining the maximum and minimum resistors to use when the system is intended for standard or fast-mode I²C bus devices.

Figure 11. I²C EEPROM Interface Example



3.8 USB Interface

There are two USB controllers in the IXP45X/IXP46X network processors — one is a Host controller and the other a Device controller.

The Host controller is a USB 2.0 module. It supports Low-Speed, 1.5 Mbps and Full-Speed, 12 Mbps, however, it does not support the High-Speed, 480 Mbps rate.

The Device controller is a USB 1.1 module. It supports most standard device requests issued by any USB host controller. It is a USB device-only controller. The interface supports Low-Speed, 1.5 Mbps and Full-Speed, 12 Mbps.

There are:

- Six isochronous endpoints (three input and three output)
- One control endpoint
- Three interrupt endpoints
- Six bulk endpoints (three input and three output)

General USB routing guidelines can be found in [Section 5.2.5, “USB Considerations” on page 69](#). For more detailed information, see the *Universal Serial Bus Specification*, Revision 1.1.

3.8.1 Signal Interface

Table 15. USB Host/Device Signal Recommendations

Name	Input/Output	Pull Up/Down	Recommendations
USB_DPOS	I/O	Yes	Positive signal of the differential USB receiver/driver for the USB device interface. Use an 18 Ω series termination resistor at the source. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-K Ω resistor.
USB_DNEG	I/O	Yes	Negative signal of the differential USB receiver/driver for the USB device interface. Use an 18 Ω series termination resistor at the source. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-K Ω resistor.
USB_HPOS	I/O	Yes	Positive signal of the differential USB receiver/driver for the USB host interface. Use a 20 Ω series termination resistor at the source. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-K Ω resistor.
USB_HNEG	I/O	Yes	Negative signal of the differential USB receiver/driver for the USB host interface. Use a 20 Ω series termination resistor at the source. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled low with a 10-K Ω resistor.
USB_HPEN	O	No	Enable to the external VBUS power source
USB_HPWR	I	Yes	External VBUS power. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only required pull-ups or pull-downs in the clock-input signals .			

A typical implementation of a USB interface Host downstream is shown in [Figure 12](#). The Host controller cannot be used as a Device controller; however there is a second USB module with a Device controller capability that can be implemented for this application as shown in [Figure 13](#). Note that depending on the data rate required, Low-speed or Full-speed, the 1.5K resistor shown near the device interface needs to be connected, either on the D+ or D-.

Speed configuration at the Device can be set as stated in note 1 and 2 below. For more details, refer to the *Universal Serial Bus Specification*, Revision 1.1.

Notes:

1. If a 1.5-K Ω pull-up resistor is connected to USB_DPOS line, the USB port is identified as Full-speed (12 Mbps).
2. If a 1.5-K Ω pull-up resistor is connected to USB_DNEG line, the USB port is identified as Low-speed (1.5 Mbps).
3. The processors' USB drivers are CMOS. They require series termination resistors on both signals of the differential pair USB_DPOS and USB_DNEG. The value of the series resistor depends upon the variation of the driver's impedance.

To maintain signal integrity and minimize end-users termination mismatch, the IXP45X/IXP46X network processors require external series termination resistors. The value of terminating resistors is based on the operational speed and length of the transmission line. It is recommended to start with a 18- Ω resistor and adjust the value if required.

Note on Figure 12, that the series termination for the Host port is 20 Ω while Device port shown on Figure 13 recommends to use 18 Ω

3.8.2 Device Connection

Figure 12. USB Host Downstream Interface Example





Figure 13. USB Device Interface Example



3.9 UTOPIA Level 2 Interface

The IXP45X/IXP46X network processors support the industry-standard UTOPIA Level 2 bus interface. A dedicated Network Processor Engine (NPE) handles segmentation and reassembly of ATM cells, CRC checking/generation, and transfer of data to/from memory. This allows parallel processing of data traffic on the UTOPIA interface, off-loading processor overhead required by the Intel XScale core.

The UTOPIA module is configured as a master and can support single-PHY (SPHY) or multi-PHY (MPHY).

The IXP45X/IXP46X network processors are in compliance with the ATM Forum, *UTOPIA Level 2 Specification*, Revision 1.0. For optimal design results, the guidelines of the specification should be followed.

3.9.1 Signal Interface


Table 16. UTOPIA Signal Recommendations

Name	Input/ Output	Pull Up/ Down	Recommendations
UTP_OP_CLK	I	Yes	UTOPIA Transmit clock input. Also known as UTP_TX_CLK. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_OP_FCO	O	Yes	UTOPIA flow control output signal. Also known as the TXENB_N signal. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_OP_SOC	O	Yes	Start of Cell. Also known as TX_SOC. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_OP_DATA[7:0]	O	No	UTOPIA output data.
UTP_OP_ADDR[4:0]	O	Yes	Transmit PHY address bus. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_OP_FCI	I	Yes	UTOPIA Output data flow control input: Also known as the TXFULL/CLAV signal. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_IP_CLK	I	Yes	UTOPIA Receive clock input. Also known as UTP_RX_CLK. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_IP_FCI	I	Yes	UTOPIA Input Data flow control input signal. Also known as RXEMPTY/CLAV. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_IP_SOC	I	Yes	Start of Cell. Also known as RX_SOC When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_IP_DATA[7:0]	I	Yes	UTOPIA input data. Also known as RX_DATA. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
UTP_IP_ADDR[4:0]	O	No	Receive PHY address bus.
UTP_IP_FCO	O	Yes	UTOPIA Input Data Flow Control Output signal: Also known as the RX_ENB_N. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: <ol style="list-style-type: none"> Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals. 			

3.9.2 Device Connection

The following example shown in Figure 14 shows a typical interface to a ADSL Framer via the UTOPIA bus. Notice that depending on the framer used some control signals might be required which can be derived from the Expansion bus or the GPIO signals.

Figure 14. UTOPIA Interface Example



3.10 HSS Interface

NPE A has an integrated High-Speed Serial (HSS) module, whose primary function is to provide connectivity between the internal NPE A and the external HSS interface. There are two HSS ports that can directly interface to SLIC/CODEC devices for voice applications, or serial DSL framers. The HSS ports are software configurable to support various serial protocols, such as T1/ E1/J1, and MVIP. For a list of supported protocols, see the *Intel® IXP400 Software Programmer's Guide*.

3.10.1 Signal Interface

Table 17. High-Speed, Serial Interface 0

Name	Input Output	Pull Up Down	Recommendations
HSS_TXFRAME0	I/O	Yes	Transmit frame. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_TXDATA0	OD	Yes	Transmit data out. Open Drain Output. When this interface/signal is enabled and is either used or not used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor to V _{CCP} .
HSS_TXCLK0	I/O	Yes	Transmit clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXFRAME0	I/O	Yes	Receive frame. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXDATA0	I	Yes	Receive data input. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXCLK0	I/O	Yes	Receive clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features Enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			


Table 18. High-Speed, Serial Interface 1

Name	Input Output	Pull Up Down	Recommendations
HSS_TXFRAME1	I/O	Yes	Transmit frame. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_TXDATA1	OD	Yes	Transmit data out. Open Drain output. When this interface/signal is enabled and is either used or not used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor to V _{CCP} .
HSS_TXCLK1	I/O	Yes	Transmit clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXFRAME1	I/O	Yes	Receive frame. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXDATA1	I	Yes	Receive data input. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
HSS_RXCLK1	I/O	Yes	Receive clock. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

3.10.2 Device Connection

Figure 15 shows a typical interface between the IXP45X/IXP46X product line and a SLIC CODEC, via the SSP and HSS ports, and a couple of GPIO signals.

Figure 15. HSS Interface Example



3.11 SSP Interface

The IXP45X/IXP46X network processors have a Synchronous Serial Peripheral Interface (SSP) module. Its primary function is to provide connectivity between the Intel XScale core and an external SSP interface.

The SSP module supports National Microwire*, Texas Instruments* synchronous serial protocol (SSP), and Motorola* serial peripheral interface (SPI).

The clock rate can be selected from an internal, 3.6864-MHz source or external source fed at input pin SSP_EXTCLK. The clock can then be divided down anywhere from 7.2 KHz to 1.84 MHz by setting bits 15:08 in Control Register 0. For more information, see the SSP configuration registers in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

3.11.1 Signal Interface

Table 19. Synchronous Serial Peripheral Port Interface


Name	Input/ Output	Pull Up/ Down	Recommendations
SSP_SCLK	O	No	Serial bit clock.
SSP_SFRM	O	No	Serial frame indicator.
SSP_TXD	O	No	Transmit data (serial data out).
SSP_RXD	I	Yes	Receive data (serial data in). Should be pulled high though a 10-K Ω resistor when not being utilized in the system.
SSP_EXTCLK	I	Yes	External clock input. Should be pulled high though a 10-K Ω resistor when <i>not</i> being utilized in the system.

3.11.2 Device Connection

There are a number of devices available that can interface to SSP or SPI ports, these can range from RTC (Real-Time Clock), LCD (Liquid Crystal Displays), Digital Thermal Sensor to Flash memory devices.

One of the most common usage for SSP or SPI port, is serial flash code storage. Serial flash devices can be used to store board revision, serial numbers, or assembly information. [Figure 16](#) provides an example of a Serial Flash device interface to the SSP port in the IXP45X/IXP46X network processors. For an additional example of SPI interface, refer to [Figure 15, “HSS Interface Example”](#), in which a SLIC is connected to the SSP and HSS ports.

Figure 16. Serial Flash and SSP Port (SPI) Interface Example



3.12 PCI Interface

The PCI Controller of the IXP45X/IXP46X network processors is an industry-standard, 32-bit interface, high-performance bus that operates at either 33 or 66 MHz (*PCI Local Bus Specification*, Rev. 2.2).

The PCI Controller supports operation as a PCI host and implements a PCI arbiter for a system containing up to four external PCI devices.

As indicated in [Figure 17](#), a PCI transparent bridge is needed to support Compact PCI.

General PCI routing guidelines can be found in [Section 6.2, "Topology" on page 73](#). For more detailed information, see the *PCI Local Bus Specification*, Rev. 2.2.

3.12.1 Signal Interface

Table 20. PCI Controller (Sheet 1 of 2)

Name	Input/ Output	Pull Up/ Down	Recommendations
PCI_AD[31:0]	I/O	Yes	PCI Address/Data bus. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_CBE_N[3:0]	I/O	Yes	PCI Command/Byte Enables. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_PAR	I/O	Yes	PCI Parity. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_FRAME_N	I/O	Yes	PCI Cycle Frame. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_TRDY_N	I/O	Yes	PCI Target Ready. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_IRDY_N	I/O	Yes	Initiator Ready. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_STOP_N	I/O	Yes	Stop. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_PERR_N	I/O	Yes	Parity Error. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_SERR_N	I/O	Yes	System Error. When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_DEVSEL_N	I/O	Yes	Device Select: When this interface/signal is enabled and is either being used or not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_IDSEL	I	Yes	Initialization Device Select. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
PCI_REQ_N[3:1]	I	Yes	Arbitration Request. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-KΩ resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

Table 20. PCI Controller (Sheet 2 of 2)


Name	Input/ Output	Pull Up/ Down	Recommendations
PCI_REQ_N[0]	I/O	Yes	Arbitration Request: When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
PCI_GNT_N[3:1]	O	No	Arbitration Grant.
PCI_GNT_N[0]	I/O	Yes	Arbitration Grant. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
PCI_INTA_N	O/D	Yes	Interrupt A. When this interface/signal is enabled and is either used or not used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
PCI_CLKIN	I	Yes	Clock input. When this interface/signal is enabled and is not being used in a system design, the interface/signal should be pulled high with a 10-K Ω resistor.
NOTES: 1. Features disabled/enabled by Soft Fuse must be done during the boot-up sequence. <i>A feature cannot be enabled after being disabled without asserting a system reset.</i> 2. Features disabled by a specific part number, do not require pull-ups or pull-downs. Therefore, all pins can be left unconnected. 3. Features enabled by a specific part number — and required to be Soft Fuse-disabled, as stated in Note 1 — only require pull-ups or pull-downs in the clock-input signals .			

3.12.2 PCI Interface Block Diagram

When using the IXP45X/IXP46X network processors in Master mode, the PCI module can interface to up to four PCI slots at 33 MHz or two PCI slots at 66 MHz. The limitation to two slots at 66 MHz is due to load requirements to maintain signal integrity at the higher frequency.

The PCI-to-PCI bridge must be used in order to address the PCI requirement that no more than one load may be placed on the CompactPCI connector unless it is through a PCI-to-PCI bridge. The IDSEL signals on the PCI slots can be connected to one of the PCI_AD lines, preferable to the higher order address signals. Reset support can be accomplished by using one of the GPIO pins to generate a reset or through an external decoder of the Expansion bus.

Figure 17. PCI Interface



3.12.3 Design Notes

- The IXP45X/IXP46X network processors do not support 5-V PCI signal interface. Only 3.3-V signal interface is supported.
- The *PCI Local Bus Specification*, Rev. 2.2 requires that the bus is always “parked,” as some device is always driving the AD lines. There is need to use pull-ups on these signals. The specification states that the following control lines should be pulled up:

— FRAME#	— TRDY#	— IRDY#	— DEVSEL#
— STOP#	— SERR#	— PERR#	— LOCK#
— INTA#	— INTB#	— INTC#	— INTD#
- The processors’ GPIO pins can be used by PCI devices on PCI slots to request an interrupt from the processors’ PCI controller.
- PCI_INTA_N is used to request interrupts to external PCI Masters. This signal is an open collector and requires a pull-up resistor.

3.13 JTAG Interface

JTAG is the popular name for IEEE standards 1149.1-1990 and 1149.1a-1993, *IEEE Standard Test Access Port and Boundary-Scan Architecture*, which provides support for:

- Board-level boundary-scan connectivity testing
- Connection to software debugging tools through the JTAG interface
- In-system programming of programmable memory and logic devices on the PCB

The interface is controlled through five dedicated test access port (TAP) pins: TDI, TMS, TCK, nTRST, and TDO, as described in the IEEE 1149.1 standard. The boundary-scan test-logic elements include the TAP pins, TAP controller, instruction register, boundary-scan register, bypass register, device identification register, and data-specific registers. These are described in the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Developer's Manual*.

The IXP45X/IXP46X network processors may be controlled during debug through a JTAG interface to the processor, the debug tools such as the Macraigor* Raven*, EPI* Majic*, Wind River Systems* visionPROBE* / visionICE* or various other JTAG tools plug into the JTAG interface through a connector.

3.13.1 Signal Interface

Table 21. Synchronous Serial Peripheral Port Interface

Name	Input/ Output	Pull Up/ Down	Recommendations
JTG_TMS	I	Yes	Test mode select. When the JTAG interface is not being used, the signal must be pulled high using a 10-kΩ resistor.
JTG_TDI	I	Yes	Test Input data. When the JTAG interface is not being used, the signal must be pulled high using a 10-kΩ resistor.
JTG_TDO	O	O	Test Output data.
JTG_TRST_N	I	Yes	Test Reset. When the JTAG interface is not being used, the signal must be pulled low using a 10-kΩ resistor.
JTG_TCK	I	Yes	Test Clock. When the JTAG interface is not being used, the signal must be pulled high using a 10-kΩ resistor.

3.14 Input System Clock

The IXP45X/IXP46X network processors require a 33.33-MHz reference clock to generate all internal clocks required — including core clock — and the various buses running internally within the system.

3.14.1 Clock Signals

Table 22. Clock Signals

Name	Type*	Description
OSC_IN	I	Source must be a clock input of 33.33-MHz. Use a series termination resistor, 10 Ω to 33 Ω at the source.
OSC_OUT	O	No connect


NOTE: For explanations of the **Type** column abbreviations, see [Table 1 on page 17](#).

3.14.2 Clock Oscillator

When using an external clock oscillator to supply the 33.33-MHz reference system clock, connect the clock oscillator output to OSC_IN pin through a series termination of 33 Ω as shown in [Figure 18](#). The series termination will help smooth the rise and fall edges of the clock and eliminate ringing. Leave the OSC_OUT pin un-connected.

3.14.3 Device Connection

Figure 18. Clock Oscillator Interface Example



3.15 Power

To enable low power system design, the IXP45X/IXP46X network processors have separate power supply domains for the processor core, DDRSDRAM memory, and input/output peripherals.

Table 23. Power Interface

Name	Nominal Voltage	Description
VCC	1.3 V	Core supply voltage. If operating at 667MHz, core supply voltage needs to be increased to VCC = 1.4V. Refer to <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
VCCP	3.3 V	I/O supply voltage.
VCCM	2.5 V	DDR memory interface supply voltage.
VSS	GND	Ground for supply voltages 3.3 V, 2.5 V, and the 1.3 V.
OSC_VCCP	3.3 V	Supply voltage for peripheral (I/O) logic of analog oscillator circuitry. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
OSC_VSSP	GND	Ground for peripheral (I/O) logic of analog oscillator circuitry. Used in conjunction with the OSC_VCCP pins. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
OSC_VCC	1.3 V	Supply voltage for internal logic of the analog oscillator circuitry. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
OSC_VSS	GND	Ground for internal logic of the analog oscillator circuitry. Used in conjunction with the OSC_VCC pins. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
VCCPLL1	1.3 V	Supply voltage for internal logic of analog phase lock-loop circuitry. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
VCCPLL2	1.3 V	1.3-V Supply voltage for internal logic of analog phase lock-loop circuitry. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .
VCCPLL3	1.3 V	Supply voltage for internal logic of analog phase lock-loop circuitry. Require special power filtering circuitry. See the <i>Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet</i> .

3.15.1 Decoupling Capacitance Recommendations

It is common practice to place decoupling capacitors between the supply voltages and ground. Placement can be near the input supply pins and ground, with one 100-nF capacitor per pin. Additional decoupling capacitors can be placed all over the board every 0.5" to 1.0". This will ensure good return path for currents and reduce power surges and high-frequency noise.

It is also recommended that 4.7-uF to 10-uF capacitors be placed every 2" to 3".

3.15.2 VCC Decoupling

Connect one 100-nF capacitor per each VCC pin. Placement should be as close as possible to the pin. It is also recommended to place a 4.7-μF capacitor near the device.

Use traces as thick as possible to eliminate voltage drops in the connection.

3.15.3 VCCP Decoupling

Connect one 100-nF capacitor per each VCCP pin. Placement should be as close as possible to the pin. It is also recommended to place a 4.7-μF capacitor near the device.

Use traces as thick as possible to eliminate voltage drops in the connection.

3.15.4 VCCM Decoupling

Connect one 100-nF capacitor per each VCCM pin. Placement should be as close as possible to the pin. It is also recommended to place a 4.7-μF capacitor near the device.

Use traces as thick as possible to eliminate voltage drops in the connection.

3.15.5 Power Sequence

Power sequence is crucial for proper functioning of the IXP45X/IXP46X network processors. For a complete description of power sequencing, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet*.

3.15.6 Reset Timing

Proper reset timing is also a crucial requirement for proper functioning of the IXP45X/IXP46X network processors. There are two reset signal PWRON_RESET_N and RESET_IN_N which required assertion sequence.

For a complete description of their functionality, see the *Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet* and its section titled “Reset Timings.” PWRON_RESET_N is used as a Power Good and RESET_IN_N is used for resetting internal registers.

The IXP45X/IXP46X network processors can be configured at reset de-assertion via external, pull-down resistors on the address expansion bus signals EX_ADDR[23:21]. For a complete description, see [Section 3.3.2, “Reset Configuration Straps” on page 22](#).



4.1 PCB Overview

Beginning with components selection, this chapter presents general PCB guidelines. In cases where it is too difficult to adhere to a guideline, engineering judgment must be used. The methods are listed below as simple DOs and DON'Ts.

This chapter does not discuss the functional aspects of any bus, or layout guides for any interfaced devices.

4.2 General Recommendations

It is recommended that boards based on the IXP45X/IXP46X network processors employ a PCB stackup yielding a target impedance of $50\ \Omega \pm 10\%$ with 5 mil nominal trace width. That is, the impedance of the trace when not subjected to the fields created by changing current in neighboring traces.

When calculating flight times, it is important to consider the minimum and maximum impedance of a trace based on the switching of neighboring traces. Using wider spaces between the traces can minimize this trace-to-trace coupling. In addition, these wider spaces reduce cross-talk and settling time.

4.3 Component Selection


- Do not use components faster than necessary
Clock rise (fall) time should be as slow as possible, as the spectral content of the waveform decreases
- Use components with output drive strength (slew-rate) controllable if available
- Use SMT components (not through-hole components) as through-hole (leaded) components have more stub inductance due to the protruding leads.
- Avoid sockets when possible
- Minimize number of connectors

4.4 Component Placement

As shown in [Figure 19 on page 62](#), when placing components, put:

- High-frequency components in the middle
- Medium-frequency around the high-frequency components
- Low-frequency components around the edge of the printed circuit board

Figure 19. Component Placement on a PCB



- Place noisy parts (clock, processor, video, etc.) at least 1.5 – 3 inches away from the edge of the printed circuit board.
- Do not place noisy components close to internal/external cables
 - Any loose cables will pick up noise and act as an antenna to radiate that noise
 - Be aware of the peak in-rush surge current into the device pins. This surge current may inject high-frequency switching noise into power planes of the printed circuit board.
- Place high-current components near the power sources.
- Do not share the same physical components (such as buffers and inverters) between high-speed and low-speed signals. Use separate parts.
- Place clock drivers and receivers such that clock trace length is minimized.
- Place clock generation circuits near a ground stitch location. Place a localized ground plane around the clock circuits and connect the localized plane to system ground plane.
- Install clock circuits directly on the printed circuit board, not on sockets.
- Clock crystals should lie *flat* against the board to provide better coupling of electromagnetic fields to the board.

4.5 Stack-Up Selection

Stack-up selection directly affects the trace geometry which, in turn, affects the characteristic impedance requirement for the printed-circuit board. Additionally, the “clean,” noise-free-planes design and placement is significantly important as components run at higher speeds requiring more power.

Considerations include:

- Low-speed, printed-circuit-board construction — for example two-layer boards:
 - Advantages:
 - Inexpensive

- Manufactured by virtually all printed-circuit-board vendors
- Disadvantages:
 - Poor routing density
 - Uncontrolled signal trace impedance
 - Lack of power/ground planes, resulting in unacceptable cross-talk
 - Relatively high-impedance power distribution circuitry, resulting in noise on the power and ground rails
- High-speed circuits require multi-layer printed circuit boards:
 - Advantages:
 - Controlled-impedance traces
 - Low-impedance power distribution
 - Disadvantages:
 - Higher cost
 - More weight
 - Manufactured by fewer vendors
- Symmetry is essential to keep the board stack-up symmetric about the center
This minimizes warping
- For best impedance control, have:
 - No more than two signal layers between every power/ground plane pair
 - No more than one embedded micro-strip layer under the top/bottom layers
- For best noise control, route adjacent layers orthogonally. Avoid layer-to-layer parallelism.
- Fabrication house must agree on design rules, including:
 - Trace width, trace separation
 - Drill/via sizes
- The distance between the signal layer and ground (or power) should be minimized to reduce the loop area enclosed by the return current
 - Use 0.7:1 ratio as a minimum.
For example: 5-mil traces, 7-mil prepreg thickness to adjacent power/ground.

Figure 20 gives an example for a six-layer and eight-layer board is shown below. For stripline (signals between planes), the stackup should be such that the signal line is closer to one of the planes by a factor of five or more. Then the trace impedance is controlled predominantly by the distance to the nearest plane.

Figure 20 and Figure 21 illustrate the proposed stackup for the six- and eight-layer boards.

Figure 20. 8-Layer Stackup





Figure 21. 6-Layer Stackup



- Fast and slow transmission line networks have to be considered
- PCB-board velocities
- Board FR4 ~ 4.3
- Target impedance of $50 \Omega \pm 10\%$
- Trace width: 5 mils
- Signal Layers (1/2 oz. Copper)
- Power Layer (1 oz. Copper)
- Ground (GND) Layer (1 oz. Copper)

General Layout and Routing Guide 5

5.1 Overview

This chapter provides routing and layout guides for hardware and systems based on the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors.

The high-speed clocking required when designing with the processors requires special attention to signal integrity. In fact, it is highly recommended that the board design be simulated to determine optimum layout for signal integrity. The information in this chapter provides guidelines to aid designers with board layout. In cases where it is too difficult to follow a design rule, engineering judgment must be used.

5.2 General Layout Guidelines

The layout guidelines recommended in this section are based on experience and knowledge gained from previous designs. Layer stacking varies, depending on design complexity, however following standard rules will help minimize potential problems dealing with signal integrity.


The following are well know documented recommendations that will help route a functional board:

- Providing enough routing layers to comply with minimum and maximum timing requirements of the IXP45X/IXP46X network processors and other components.
- Connectors, and mounting holes must be placed in a ways that will not interfere with basic design guidelines in this document.
- Provide uniform impedance throughout the board, specially for high speed areas such us clocking, DDR-SDRAM, PCI, device bus, etc.
- Place analog, high-voltage, power supply, low-speed, and high-speed devices in different sections of the board.
- Decoupling capacitors must be placed next to power pins.
- Series termination resistors must be placed close to the source.
- Analog and digital sections of the board must be physically isolated from each other. No common ground, power planes, and signal traces are allowed to cross-isolation zones. Use appropriately sized PCB traces for larger enough to handle peak current. Keep away from high-speed digital signals.
- Keep stubs as short as possible (preferably, the electrical length of the stub less than half of the length of the rise time of signal).
- All critical signals should be routed before all other non-critical signals.
- Do not route signals close to the edge of the board, power or ground planes. Route signal at least 50 to 100 mils away from the edge of the plane.
- Try to match buses to the same trace length and keep them in groups adjacent to each other, away from other signals.
- Route processor address, data and control signals using a “daisy-chain” topology.

- Minimize number of vias and corners on all high speed signals.
- Do not route under crystals or clock oscillators, clock synthesizers, or magnetic devices (ferrites, toroids).
- Maintain trace spacing consistent between differential pairs and match trace length.
- Keep differential signals away from long and parallel, high-speed paths, such as clock signals and data strobe signals.
- Do not place high-frequency oscillators and switching network devices close to sensitive analog circuits.
- Arrange the board so that return currents for high-speed traces never have to jump between planes. Restrict traces to remain on either side of whichever ground plane they start out nearest. This allows the use of naturally grouped horizontal and vertical routing layers.

If signals change between layers, the reference voltage will change, as shown in Figure 22. This creates discontinuity in the path of the signal.

Figure 22. Signal Changing Reference Planes



The design in Figure 22, routes a signal on the top layer, close to GND plane, and provides a very good return current path. The signal then is routed to the bottom layer, close to the PWR plane, such that the return currents will flow to the ground plane through bypass caps. Hence the path for the return currents will be less inductive than in the previous case when the signal is routed on the top layer.

5.2.1 General Component Spacing

- Do not place components within 125 mils to the edge of the printed circuit board. For exact dimensions consult your manufacturing vendor.
- Keep a minimum spacing between via and the solder pad edges ≥ 25 mil.
- Position devices that interface with each other close to one another to minimize trace lengths.

Figure 23. Good Design Practice for VIA Hole Placement




Figure 23 and Figure 24 show good and poor design practices for via placement on surface-mount boards.

Figure 25 shows minimum pad-to-pad clearance for surface-mount passive components and PGA or BGA components.

Figure 24. Poor Design Practice for VIA Placement





Figure 25. Pad-to-Pad Clearance of Passive Components to a PGA or BGA



5.2.2 Clock Signal Considerations

- Provide good return current paths for clock traces.
- Keep clock traces away from the edge of the board and any other high-speed devices or traces.
- Keep clock traces away from analog signals, including voltage reference signals.
- Clock signals should not cross over a split plane.
- Route clock signals in a single, internal layers and eliminate routing in multiple layers as much as possible.
- Do not route traces or vias under crystals or clock oscillators devices unless there is a plane between the trace and the component.
- Do not route parallel signal traces directly above or below clock traces unless there is a ground or at least a power plane separation between those layers.
- Route clock traces with a minimum number of vias.
- Space clock traces away from other signals three times the trace width on each side.
- Use guard traces when routing on top or bottom layers whenever possible. Guard traces must be connected to ground.
- Do not daisy-chain, instead use point-to-point clock distribution. Place a series termination resistor as close as possible to the source.
- Keep traces short to minimize reflections and signal degradation.
- Maintain control impedance for all clock traces, microstrip or stripline.
 - Be aware of propagation delays between a microstrip and stripline.

— Calculate capacitive loading of all components and properly compensate with a series or parallel terminations.

- Measure and match trace lengths for devices that interface with each other and have their clock derived from the same source.

If traces must be long, treat them as transmission lines. Terminate clock traces to match trace impedance.

- If there is a power plane, instead of a ground plane, make sure that the power plane has adequate decoupling to ground, especially near clock drivers and receivers.

5.2.3 SMII Signal Considerations

SMII signals run at 125 MHz, single-ended and require proper trace-routing to achieve good signal integrity and impedance matching. The following recommendations will help with designs:

- Do not route any of the SMII signals under the IXP45X/IXP46X network processors, or any other components, unless a ground or power plane isolates the signals.
- Minimize the number of vias to two per trace.
- Keep traces as short as possible and straight, away from other signals.
- Control impedance should maintain to 50 Ω
- RX signals must have the same length and TX signals must have the same length.
 - For the RX group, match the lengths for signals SMII_RX_SYNC, SMII_RX_DATA, and SMII_RX_CLK.
 - For TX group, match lengths for signals SMII_TX_SYNC, SMII_TX_DATA, and SMII_TX_CLK.
- Avoid sharp corners, using 45° corners instead.

5.2.4 MII Signal Considerations

MI signals run at 25 MHz which makes them less critical than SMII. But these signals still require certain routing guide lines.

- Minimize the number of vias to two per trace.
- Keep traces as short as possible and straight, away from other signals.
- Control impedance should maintain to 50 Ω
- Each group either RX or TX must be length match.
- Avoid sharp corners, using 45° corners instead.

5.2.5 USB Considerations

Follow the schematic sample shown in [Section 3.8, “USB Interface” on page 42](#) and the recommended schematic interface.

The following are recommendations for routing differential pair signal required by the USB interface:

- Traces can be routed in tightly couple structure with 5mil trace width and 10-mil air gap, or maintain air gap equal 2X trace width. It is recommended these be hand-routed.
- Match trace length for each differential pair.
- Avoid sharp corners, using 45° corners instead.
- Wherever possible, use a perfect symmetry within a differential pair.
- Minimize the number vias.
- Avoid routing other signals close by or in parallel to the differential pair, maintaining no less than 50 mil to any other signal.
- Maintain control impedance for each differential pair to $90\ \Omega \pm 15\ \Omega$
- Use high value ferrite beads (100 MHz/60 Ω – 100 MHz/240 Ω).

5.2.6 Cross-Talk

Cross-talk is caused by capacitance and inductance coupling between signals. It is composed of both backward and forward cross-talk components.

Backward cross-talk creates an induced signal on the network that propagates in the opposite direction of the aggressor signal. Forward cross-talk creates a signal that propagates in the same direction as the aggressor signal.

Circuit board analysis software should be used to analyze your board layout for cross-talk problems.

- To effectively route signals on the PCB, signals are grouped (address, data, etc.).
 - The space between groups can be 3 w (where w is the width of the traces).
 - Space within a group can be just 1 w.
 - Space between clock signals or clock to any other signal should be 3 w. The coupled noise between adjacent traces decreases by the square of the distance between the adjacent traces.

5.2.7 EMI-Design Considerations

It is strongly recommended that good electromagnetic interference (EMI) design practices be followed when designing with the IXP45X/IXP46X network processors.

- Information on spread-spectrum clocking is available in *Intel® IXP4XX Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI Application Note*.
- Place high-current devices as closely as possible to the power sources.
- Proper termination of signals can reduce reflections, which may emit a high-frequency component that may contribute to more EMI than the original signal itself.
- Ferrite beads may be used to add high frequency loss to a circuit without introducing power loss at DC and low frequencies. They are effective when used to absorb high-frequency oscillations from switching transients or parasitic resonances within a circuit.

- Keep rise and fall times as slow as possible. Signals with fast rise and fall times contain many high-frequency harmonics which may radiate significantly.
- A solid ground is essential at the I/O connector to chassis and ground plane.
- Keep the power plane shorter than the ground plane by at least 5x the spacing between the power and ground planes.
- Stitch together all ground planes around the edge to the board every 100 to 200 mil. This will help reduce EMI radiating out of the board from inner layers.

5.2.8 Trace Impedance

All signal layers require controlled impedance of $50 \Omega \pm 10\%$ microstrip or stripline (unless otherwise specified) where appropriate. Selecting the appropriate board stack-up to minimize impedance variations is very important.

When calculating flight times, it is important to consider the minimum and maximum trace impedance based on the switching neighboring traces.

5.2.9 Power and Ground Plane

Power and ground planes should have sufficient decoupling capacitors to ensure sustainable current needed for high-speed switching devices. (See [“Decoupling Capacitance Recommendations”](#) on page 58.)

- It is highly recommended to use sufficient internal power and ground planes.
- Due to the complexity of the IXP45X/IXP46X network processors, there are a number of power supplies required. It is appropriate to use power islands in the power plane under the processor, as it would be too expensive to have a power plane for each power source.
- Power islands must be large enough to include the required power supply decoupling capacitance, and the necessary connection to the voltage source and destination.
- Islands can be separated by a minimum of 20-mil air gap.
- Use at least one via per power or ground pin, wherever possible use more vias, depending on current drawn.
- Use at least one decoupling capacitor per power pin and place it as close as possible to the pin.
- Minimize the number of traces routed across the air gaps between power islands.
 - Each crossing introduces signal degradation due to the impedance discontinuity.
 - For traces that must cross air gaps, route them on the side of the board next to a ground plane to reduce or eliminate signal degradation caused by crossing the gap.
 - When this is not possible, then route the trace to cross the gap at a right angle (90°).



PCI Interface Design Considerations 6

The Intel® IXP45X and Intel® IXP46X Product Line of Network Processors has a single, 32-bit PCI device module that runs at 33/66 MHz. This chapter describes some basic guidelines to help design hardware that will interface with PCI devices.

The PCI module is compatible with the *PCI Local Bus Specification*, Rev. 2.2. For a complete functional description and physical requirements, see *PCI Local Bus Specification*, Rev. 2.2.

6.1 Electrical Interface

The electrical definition is restricted to 3.3-V signaling environment. The device is *not* 5-V tolerant. All devices interfacing with the PCI module need to operate at 3.3 V.

6.2 Topology

Interfacing devices need to be connected in a daisy-chain topology. When more than one device is in the bus, connected stubs need to be kept as short as possible.

There is a limitation to the number of devices connected to the internal arbiter. If more than four devices are required to be connected, an external arbiter is required.

Figure 26. PCI Address/Data Topology





Table 24. PCI Address/Data Routing Guidelines

Parameter	Routing Guidelines
Signal Group	PCI Address/Data
Topology	Daisy Chain
Reference Plane Ground	Ground
Characteristic Trace Impedance	50 Ω $\pm 10\%$
Nominal Trace Width	5 mils
Nominal Trace Separation	10 mils
Spacing to Other Groups	20 mils
Trace length A	Max 2,500 mils
Trace length B	Max 200 mils
Trace length C	Max 1,800 mils
Trace length D	Max 200 mils
Maximum VIAS Count per Signal	6

Figure 27. PCI Address/Data Topology (PCI Bridge to cPCI Bridge Connector)



6.3 Clock Distribution

In order to meet timing and avoid clock overloading, it is recommended to use point to point clock distribution. Use recommendations made on chapter [Section 5.2.2, "Clock Signal Considerations"](#) on page 68.

Figure 28. PCI Clock Topology




Table 25. PCI Address/Data Routing Guidelines

Parameter	Routing Guidelines
Signal Group	PCI Address/Data
Topology	Daisy Chain
Reference Plane Ground	Ground
Characteristic Trace Impedance	50 Ω $\pm 10\%$
Nominal Trace Width	5 mils
Nominal Trace Separation	10 mils
Spacing to Other Groups	20 mils
Trace length A	Maximum 2,500 mils
Trace length B	Max 200 mils
Resistor R_s	30 Ω $\pm 10\%$
Maximum VIAS	6

6.3.1 Trace-Length Limits

For acceptable signal integrity with the PCI bus speeds up to 66 MHz, it is very important to PCB design layout to have controller impedance:

- Avoid routing signals more than 8 inches
- The maximum trace lengths for each 32-bit interface signal from IXP45X/IXP46X network processors to PCI Bus is limited to 1.5 inches for all 32-bit cards
- Trace lengths for the PCI clock signal from processors to PCI connector must be 2.5 inches ± 0.1 inches and must be routed to only one load.

For add-in cards, trace lengths from the top of the card edge connector to the processors are:

- The maximum trace length for all 32-bit interface signals should not exceed 1.5 inches for 32-bit cards. This includes all signals except those listed as “Signal Pins,” “Interrupt Pins,” and “JTAG Pins,” as per *PCI Local Bus Specification*, Rev. 2.2.

- The trace length for the PCI_CLK signal is 2.5 inches ± 0.1 inch for 32-bit cards and should be routed to only a single load.

6.3.2 Routing Guidelines

The recommended routing solution is to arrange the signal level layouts so that no high-speed data bus (33 MHz) is referenced to the 3.3-V plane and 5-V plane.

Signal traces should either remain entirely over the 3.3-V or 5-V plane. Signals that must cross from one domain to the other should be routed on the opposite side of the board so that they are referenced to the ground plane, which is not split.

If this is not possible, signals must be routed over the plane split — the two planes capacitatively tied together. The 5-V and 3.3-V planes should be tied together with 0.01- μ F, high-speed capacitors for each of the four signals crossing the split. The capacitors should be placed not more than 0.25 inches from the point the signals cross the split.

6.3.3 Signal Loading

Shared PCI signals must be limited to one load on each of the PCI slots. Any violation of expansion-board or add-on device trace length or loading limits compromises system-signal integrity.

The *PCI Local Bus Specification*, Rev. 2.2 allows a maximum PCI clock skew of 2 ns between any two devices connected on the PCI bus. (The allowable clock skew for 66 MHz is 1 ns.)

To minimize skew on the primary PCI bus, place the IXP45X/IXP46X network processors as close as possible to the PCI edge connector. Trace length from the PCI edge connector to the processors' PCI_CLK input must be as short as physically possible — the maximum length being 2.5 inches.

For the secondary PCI bus, the allowable skew is 2 ns between any device on the secondary PCI bus. (The allowable clock skew for 66 MHz is 1 ns.) Keep these secondary clock routes between 1.0 to 8.0 inches to provide a skew of less than 1 ns.

7.1 Introduction

This document is intended to be used as a guide for routing DDR, based on the Intel® IXDP465 Development Platform. It contains routing guidelines and simulation results for using x16 Thin Small Outline Package (TSOP) memory devices soldered onto the processor module.

As shown in [Figure 29](#), the Intel® IXP45X and Intel® IXP46X Product Line of Network Processors support two banks of 32-bit wide non-Error Correcting Code (non-ECC) or 40-bit wide (ECC) DDR-266 memory with the ability for single-bit error correction or multi-bit error detection (ECC). The IXP45X/IXP46X network processors support un-buffered DRAM only in densities of 128/256/512 Mbit or 1 Gbit. [Table 26](#) lists the signal groups used for the DDR interface.

In this document, the term IXP45X/IXP46X product line refers to both the IXP46X network processors (with DDR ECC) and IXP45X network processors (without DDR ECC).

Table 26. DDR Signal Groups

Group	Signal Name	Description
Clocks	DDRI_CK[2:0]	DDR-SDRAM Differential Clocks
	DDRI_CK_N[2:0]	DDR-SDRAM Inverted Differential Clocks
Data	DDRI_CB[7:0]	ECC Data
	DDRI_DQ[31:0]	Data Bus
	DDRI_DQS[4:0]	Data Strobes
	DDRI_DM[4:0]	Data Mask
Control	DDRI_CKE[1:0]	Clock Enable - (One per Bank)
	DDRI_CS_N[1:0]	Chip Select - (One per Bank)
Command	DDRI_MA[13:0]	Address Bus
	DDRI_BA[1:0]	Bank Select
	DDRI_RAS_N	Row Address Select
	DDRI_CAS_N	Column Address Select
	DDRI_WE_N	Write Enable

Figure 29. Processor-DDR Interface




Table 27. Supported Memory Configurations (Sheet 1 of 2)

DDR Device Density	Device Width	Number of DDR Devices (non-ECC)	Number of DDR Devices (ECC)	Number of Banks	Total Memory Size
128 Mbit	x8	4	5	1	64 Mbyte
128 Mbit	x8	8	10	2	128 Mbyte
128 Mbit	x16	2	3	1	32 Mbyte
128 Mbit	x16	4	6	2	64 Mbyte
256 Mbit	x8	4	5	1	128 Mbyte
256 Mbit	x8	8	10	2	256 Mbyte
256 Mbit	x16	2	3	1	64 Mbyte
256 Mbit	x16	4	6	2	128 Mbyte

Table 27. Supported Memory Configurations (Sheet 2 of 2)

DDR Device Density	Device Width	Number of DDR Devices (non-ECC)	Number of DDR Devices (ECC)	Number of Banks	Total Memory Size
512 Mbit	x8	4	5	1	256 Mbyte
512 Mbit	x8	8	10	2	512 Mbyte
512 Mbit	x16	2	3	1	128 Mbyte
512 Mbit	x16	4	6	2	256 Mbyte
1 Gbit	x8	4	5	1	512 Mbyte
1 Gbit	x8	8	10	2	1 Gbyte
1 Gbit	x16	2	3	1	256 Mbyte
1 Gbit	x16	4	6	2	512 Mbyte

Figure 30 shows the DDR memory interface of the IXP45X/IXP46X network processors using x16 devices with Error Correcting Code (ECC). Bank 0 is represented by DDR devices 1, 3, and 5. Bank 1 is represented by DDR devices 2, 4, and 6. Unused data inputs on the ECC devices (5 and 6) are pulled to ground through 10-K Ω resistors.


The VTT signal termination used for all signals, except clocks, is a series 60.4- Ω resistor to a 1.25-V DC power supply designed for DDR memory termination. The appropriate value for termination resistance should be verified through simulation for the specific topology as shown in “Simulation Results” on page 90. The supply chosen for this application was the TPS54672 from Texas Instruments*.

The DDRI_RCVENOUT_N signal must be connected to the DDRI_RCVENIN_N signal with a trace which is propagation delay length matched to the average delay of the clock (DDRI_CK[2:0]) plus data (DDRI_DQ[31:0]). A series terminating resistor (R_s) should be used to control overshoot and undershoot, as shown in Figure 49 on page 106.

A resistance value in the 25- to 50- Ω range should be used as it will add minimal propagation delay to the signal without adversely varying from the CLK plus DQ propagation delay average. The appropriate value for termination resistance should be verified through simulation for the specific topology.

The DDRI_RCOMP signal must be terminated through a 20- Ω 1%, 0.1-W resistor (R_{comp}) to ground. This allows the DDR controller to make temperature and process adjustments.

Figure 30. Processor-DDR Interface: x16 Devices with ECC



7.1.1 Signal-Timing Analysis

Figure 31. DDR Command and Control Setup and Hold





Table 28. DDR Command and Control Setup and Hold Values

Symbol	Parameter	Min	Max	Units	Notes
T_1	Output of IXP45X/IXP46X network processors valid for Command and Control signals prior to the transition of DDR_M_CLK	1.5		ns	1
T_2	Output hold time of IXP45X/IXP46X network processors for Command and Control signals after the transition of DDR_M_CLK	1.5		ns	1
T_3	Required Command and Control input setup time at DDR memory device	0.9		ns	1
T_4	Required Command and Control input hold time at DDR memory device	0.9		ns	1
T_5	Allowable setup time difference between IXP45X/IXP46X network processors Command and Control output and setup time required by DDR memory device		0.6	ns	1
T_6	Allowable hold time difference between IXP45X/IXP46X network processors Command and Control output and hold time required by DDR memory device		0.6	ns	1
NOTES: 1. DDR_M_CLK represents the combined clock signal for DDRI_CK and DDRI_CK_N.					

Figure 32. DDR Data to DQS Read Timing Parameters



B3989-001

Table 29. DDR Data to DQS Read Timing Parameters

Symbol	Parameter	Min	Max	Units	Notes
T_1	IXP45X/IXP46X network processors delay for data group valid after any edge of DQS		0.75	ns	1
T_2	IXP45X/IXP46X network processors guaranteed time before data group begins to transition invalid prior to DQS		1.0	ns	1
T_3	Data valid window for IXP45X/IXP46X network processors	2.0		ns	1
T_4	DQ-DQS skew, DQS to last data group signal going valid from DDR memory device		0.5	ns	1
T_5	DQ-DQS hold, DQS to first data group signal going non-valid from DDR memory device	3.0		ns	1
T_6	Data valid window from DDR memory device	2.5		ns	1
T_7	Allowable data group to DQS difference for data going valid ($T_1 - T_4$)		0.25	ns	1
T_8	Allowable data group to DQS difference for data going invalid ($T_5 - T_3 - T_1$)		0.25	ns	1
NOTES: 1. Data group signals consist of DDRI_DM[4:0], DDRI_DQ[31:0], and DDRI_CB[7:0].					

Figure 33. DDR-Data-to-DQS-Write Timing Parameters




Table 30. DDR Data to DQS Write Timing Parameters

Symbol	Parameter	Min	Max	Units	Notes
T_1	IXP45X/IXP46X network processors output valid for data group signals prior to the transition of DQS	1.0		ns	1
T_2	IXP45X/IXP46X network processors output hold time for data group signals after the transition of DQS	1.0		ns	1
T_3	Required data group input setup time at DDR memory device	0.5		ns	1
T_4	Required data group input hold time at DDR memory device	0.5		ns	1
T_5	Allowable setup time difference between IXP45X/IXP46X network processors data group output and setup time required by DDR memory device		0.5	ns	1
T_6	Allowable hold time difference between IXP45X/IXP46X network processors data group output and hold time required by DDR memory device		0.5	ns	1
NOTES: 1. Data group signals consist of DDRI_DM[4:0], DDRI_DQ[31:0], and DDRI_CB[7:0]					

Figure 34. DDR-Clock-to-DQS-Write Timing Parameters




Table 31. DDR-Clock-to-DQS-Write Timing Parameters

Symbol	Parameter	Min	Max	Units	Notes
T_1	IXP45X/IXP46X network processors output valid for DDRI_DQS prior to the transition of DDR_M_CLK		1.4	ns	1
T_2	IXP45X/IXP46X network processors output hold time for DDRI_DQS after the transition of DDR_M_CLK		1.0	ns	1
T_3	Required write command to DQS latching transition at DDR memory device (early transition)		1.875	ns	1
T_4	Required write command to DQS latching transition at DDR memory device (late transition)		1.875	ns	1
T_5	Allowable difference between IXP45X/IXP46X network processors DDR_M_CLK output and first DQS transition (early transition)		0.475	ns	1
T_6	Allowable difference between IXP45X/IXP46X network processors DDR_M_CLK output and first DQS transition (late transition)		0.875	ns	1
NOTES: 1. DDR_M_CLK represents the combined clock signal for DDR_CK and DDR_CK_N.					


7.1.2 Printed Circuit Board Layer Stackup

The layer stackup used for the IXDP465 development platform x16 Processor Module is shown in Figure 35 on page 85. The example is for a 12-layer, printed circuit board with eight signal layers and four plane layers.

- Layers 5 and 8 are used as digital ground planes
- Layers 2 and 11 are used as split planes for the different voltage references (3.3 V and 2.5 V).

Details on the voltage reference layout are available in the CAD database or Gerber files database for the IXDP465 development platform x16 Processor Module.

Figure 35. Printed Circuit Board Layer Stackup



7.1.3 Printed Circuit Board Controlled Impedance












Controlled impedance for each layer of the IXDP465 development platform x16 Processor Module is necessary to provide proper matching from driver to receiver(s) for improved signal integrity and higher reliability in the signal analysis results obtained through simulation. As indicated in Figure 36 on page 86, Layers 4, 6, 7, and 9 are impedance controlled for clock routing (60-Ω single-ended, 120-Ω differential) as well as all other DDR signals (50 Ω single-ended). Layers 3 and 10 are also impedance controlled for 50-Ω single-ended traces.




Figure 36. Printed Circuit Board Controlled Impedance

Date:
Catalog Number:
Customer Name:
Customer P/N: CPUx16
Customer Rev:

Operator Name:
Customer Mat: Polyclad:High-Tg FR4:PCLFR370
Plant:

Impedance Constraint Information

Imp #	Imp Type	Picture	Aff Lyr	Line Width	Design Width	Cntr-to-Cntr	Ref Top	Plane Bot	Per in			Targ ohms	Predict ohms	
									tpd ps	Rdc Atten dB	Rdc Rac ohms			
1	EC Stripline		4	0.0034	0.0035	0.014	2	5	175	0.359	11019	484	120	120.20
				0.0034	0.0035				0.28	2.180		2.8	+ / - 12	
2	Stripline		4	0.0038	0.004		2	5	175	0.319	10541	505	60	60.30
									0.28	2.014		2.9	+ / - 6	
3	Stripline		3	0.0057	0.0057		2	5	175	0.208	8786	608	50	50.21
									0.26	1.504		3.5	+ / - 5	
4	Stripline		4	0.0057	0.0057		2	5	175	0.348	10960	478	50	50.21
									0.26	2.064		2.7	+ / - 5	
5	EC Stripline		6	0.0035	0.0035	0.014	5	8	173	0.348	10960	478	120	120.38
				0.0035	0.0035				0.27	2.064		2.7	+ / - 12	
6	Stripline		6	0.004	0.004		5	8	173	0.302	10384	504	60	59.96
									0.27	1.871		2.9	+ / - 6	
7	Stripline		6	0.0059	0.0059		5	8	173	0.200	8694	602	50	50.18
									0.25	1.401		3.5	+ / - 5	
8	EC Stripline		7	0.0035	0.0035	0.014	5	8	173	0.348	10960	478	120	120.38
				0.0035	0.0035				0.27	2.064		2.7	+ / - 12	
9	Stripline		7	0.004	0.004		8	5	173	0.302	10384	504	60	59.96
									0.27	1.871		2.9	+ / - 6	
10	Stripline		7	0.0059	0.0059		8	5	173	0.200	8694	602	50	50.18
									0.25	1.401		3.5	+ / - 5	
11	EC Stripline		9	0.0034	0.0035	0.014	11	8	175	0.359	11019	484	120	120.20
				0.0034	0.0035				0.28	2.180		2.8	+ / - 12	

Imp #	Imp Type	Picture	Aff Lyr	Line Width	Design Width	Cntr-to-Cntr	Ref Top	Plane Bot	Per in			Targ ohms	Predict ohms	
									tpd ps	Rdc Atten dB	Rdc Rac ohms			
12	Stripline		9	0.0038	0.004		11	8	175	0.319	10541	505	60	60.30
									0.28	2.014		2.9	+ / - 6	
13	Stripline		9	0.0057	0.0057		11	8	175	0.208	8786	608	50	50.21
									0.26	1.504		3.5	+ / - 5	
14	Stripline		10	0.0057	0.0057		11	8	175	0.208	8786	608	50	50.21
									0.26	1.504		3.5	+ / - 5	

Trace widths measured at base of trace
All dimensions in (in)s (unless otherwise noted)
All values are calculated using a frequency of 1.85GHz

Products built using these specified nominal dimensions will have variation in physical and electrical results based on acceptable manufacturing materials and process tolerance.
This data is intended to provide one possible solution to meet a particular set of impedance and thickness requirements.

B4841-001

7.1.4 Timing Relationships

The routing guidelines presented in the following subsections define the recommended routing topologies, trace width, spacing geometries, and typical routed lengths for each signal group. These parameters are recommended to achieve optimal signal integrity and timing.

All signal groups are length matched to the DDR clocks. The clocks on the processor module are length matched to within ± 10 mils of each other. Once this overall clock length for any given DDR differential clock is determined, the command and control signals can be routed to within the timing specified below. A simple summary of the timing results for each signal group is provided [Table 32 on page 87](#).

Control/Command Group to Clock Summary:

- The maximum allowable difference from any command/control signal to the clock is ± 0.6 ns.
 - [Figure 31 on page 81](#)
 - [Table 28 on page 81](#)

Data Group to Strobe Summary:

- The more restrictive data group to strobe timing occurs for read operations
 - [Table 29 on page 82](#)
 - [Table 30 on page 83](#)
- The maximum allowable difference from any data group signal to the strobe is ± 0.25 ns.
 - [Figure 32 on page 82](#)
 - [Table 29 on page 82](#)

Strobe to Clock Summary:

- The maximum allowable difference from any data strobe signal to the clock is -0.475 ns to $+0.875$ ns
 - [Figure 34 on page 84](#)
 - [Table 31 on page 84](#)

These are absolute maximum ratings for length mismatch based in ideal printed board conditions (exact signal propagation delays, ideal signal integrity with no reflections or settling, zero rise/fall times, etc.) In order to compensate for these non-ideal conditions, more restrictive length matching conditions should be used based on signal integrity analysis and simulation to provide a buffer zone and avoid possible variations in silicon or printed circuit board manufacture.

Table 32. Timing Relationships

Signal Group	Absolute Minimum Length	Absolute Maximum Length
Control to Clock	Clock – 600 ps	Clock + 600 ps
Command to Clock	Clock – 600 ps	Clock + 600 ps
Data to Strobe	Strobe – 250 ps	Strobe + 250 ps
Strobe to Clock	Clock – 475 ps	Clock + 875 ps

In addition to any trace length differentials which must be considered between signal groups, differences in the package length between signals should be considered when determining the total propagation delay of the signals. When using the Intel® IXDP465 Development Platform IBIS model for signal analysis, package characteristics are included in the simulation results.

Table 33. Signal Package Lengths (Sheet 1 of 2)

Group	Signal Name	Length (µm)	Length (mil)	Signal Name	Length (µm)	Length (mil)
Clock	DDRI_CK_N0	9303.2	366.27	DDRI_CK0	10670.5	420.10
	DDRI_CK_N1	15954.5	628.13	DDRI_CK1	15977.7	629.04
	DDRI_CK_N2	8608.3	338.91	DDRI_CK2	6746	265.59
Data	DDRI_CB0	16669.5	656.28	DDRI_CB4	14671.8	577.63
	DDRI_CB1	16268.6	640.50	DDRI_CB5	14438.7	568.45
	DDRI_CB2	16252.1	639.85	DDRI_CB6	15763.3	620.60
	DDRI_CB3	16213.6	638.33	DDRI_CB7	14814.1	583.23
	DDRI_DQ0	13217.2	520.36	DDRI_DQ16	11435.8	450.23
	DDRI_DQ1	13111.4	516.20	DDRI_DQ17	11748.6	462.54
	DDRI_DQ2	13193.9	519.44	DDRI_DQ18	12320.5	485.06
	DDRI_DQ3	13166.9	518.38	DDRI_DQ19	12228.5	481.44
	DDRI_DQ4	13447.3	529.42	DDRI_DQ20	11353.9	447.00
	DDRI_DQ5	13973.3	550.13	DDRI_DQ21	11656	458.90
	DDRI_DQ6	14551.9	572.91	DDRI_DQ22	12681.5	499.27
	DDRI_DQ7	13645.5	537.22	DDRI_DQ23	12327.5	485.33
	DDRI_DQ8	13279.2	522.80	DDRI_DQ24	13720.6	540.18
	DDRI_DQ9	12229.8	481.49	DDRI_DQ25	13614.3	536.00
	DDRI_DQ10	12766.7	502.63	DDRI_DQ26	13820	544.09
	DDRI_DQ11	13532.3	532.77	DDRI_DQ27	14135	556.50
	DDRI_DQ12	12924.6	508.84	DDRI_DQ28	13789.4	542.89
	DDRI_DQ13	12970.2	510.64	DDRI_DQ29	13992.8	550.90
	DDRI_DQ14	13005.3	512.02	DDRI_DQ30	14318.9	563.74
	DDRI_DQ15	12257.4	482.57	DDRI_DQ31	13912.2	547.72
	DDRI_DQS0	13504.4	531.67	DDRI_DQS2	11910.5	468.92
	DDRI_DQS1	12501.1	492.17	DDRI_DQS3	14551.1	572.88
	DDRI_DM0	14138.9	556.65	DDRI_DQS4	16599.6	653.53
	DDRI_DM1	12576	495.12	DDRI_DM3	15018.3	591.27
	DDRI_DM2	11414.4	449.39	DDRI_DM4	15871.5	624.86
Control	DDRI_CKE0	10395.1	409.26	DDRI_CKE1	9325	367.13
	DDRI_CS_N0	11532.1	454.02	DDRI_CS_N1	12341.9	485.90

Table 33. Signal Package Lengths (Sheet 2 of 2)

Group	Signal Name	Length (μm)	Length (mil)	Signal Name	Length (μm)	Length (mil)
Command	DDRI_MA0	12800.6	503.96	DDRI_MA7	11587.1	456.19
	DDRI_MA1	10112.3	398.12	DDRI_MA8	12648.6	497.98
	DDRI_MA2	7560	297.64	DDRI_MA9	11456.4	451.04
	DDRI_MA3	9067.6	356.99	DDRI_MA10	8821.3	347.30
	DDRI_MA4	12292.5	483.96	DDRI_MA11	11354.4	447.02
	DDRI_MA5	11560.4	455.13	DDRI_MA12	7699.8	303.14
	DDRI_MA6	8832.6	347.74	DDRI_MA13	8861.6	348.88
	DDRI_BA0	10265.6	404.16	DDRI_BA1	12644.6	497.82
	DDRI_RAS_N	10841.2	426.82	DDRI_CAS_N	13296.9	523.50
	DDRI_WE_N	10671.2	420.13			

7.1.5 Routing Guidelines

7.1.5.1 Clock Group

The clock signal group includes the differential clock pairs DDRI_CK[2:0] and DDRI_CK_N[2:0]. The DDR clocks should be routed on internal layers, except for pin escapes. It is recommended that pin escape vias be located directly adjacent to the ball pads on all clocks. Surface layer routing should be minimized. The following table provides routing guidelines for signals within this group.

Table 34. Clock Signal Group Routing Guidelines

Parameter	Definition
Signal Group Members	DDRI_CK[2:0] and DDRI_CK_N[2:0]
Topology	Differential Pair Point to Point (1 Driver, 2 Receivers)
Single Ended Trace Impedance (Z_o)	60 Ω s
Differential Mode Impedance (Z_{diff})	120 Ω s
Nominal Trace Width ¹	Layers 4, 6, 7, and 9: 3.5 mils
Nominal Pair Spacing (edge to edge) ²	Layers 4, 6, 7, and 9: 10.5 mils
Minimum Pair to Pair Spacing	Layers 4, 6, 7, and 9: 9.5 mils
Minimum Spacing to Other DDR Signals	20.0 mils
Minimum Spacing to non-DDR Signals	25.0 mils
Maximum Via Count	4 per trace 8 per differential pair
DDRI_CK to DDRI_CK_N Length Matching	Match total length to +/- 10 mils between clocks
NOTES: 1. Nominal trace width is determined by board physical characteristics and stack-up. This value should be verified with the PWB manufacturer to achieve the desired Z_o . 2. Nominal pair to pair spacing is determined by board physical characteristics and stack-up. This value should be verified with the PWB manufacturer to achieve the desired Z_{diff} .	

7.1.5.2 Data, Command, and Control Groups

The data, command, and control signal groups include all signals other than the clock group signals. The groups should be routed on internal layers, except for pin escapes. It is recommended that pin escape vias be located directly adjacent to the ball pads on all signals. Surface layer routing should be minimized. The following table provides routing guidelines for signals within these groups.

Table 35. Clock Signal Group Routing Guidelines

Parameter	Definition
Signal Group Members	DDRI_CB[7:0], DDRI_DQ[31:0], DDRI_DQS[4:0], DDRI_DM[4:0], DDRI_CKE[1:0], DDRI_CS_N[1:0], DDRI_MA[13:0], DDRI_BA[1:0], DDRI_RAS_N, DDRI_CAS_N, DDRI_WE_N
Topology	Single-Ended, Point-to-Point (1 Driver, 6 Receivers max)
Single Ended Trace Impedance (Z_0)	50 Ω
Nominal Trace Width ¹	Layers 3, 4, 6, 7, 9, and 10: 5.7 mils
Minimum Spacing to DDR Clock Signals	20.0 mils
Minimum Spacing to Other DDR Signals	10.0 mils
Minimum Spacing to non-DDR Signals	25.0 mils
Maximum Via Count	6 per signal
Length Matching	See Table 32, "Timing Relationships" on page 87
NOTES: 1. Nominal trace width is determined by board physical characteristics and stack-up. This value should be verified with the PWB manufacturer to achieve the desired Z_0 .	

7.2 Simulation Results

This section contains the simulation results for each of the DDR signal groups. Each of the signal groups may have different overall topologies based on the number of banks and ECC usage. Each signal group simulated below uses a two-bank, 32-bit data bus with ECC based on 16-bit DDR devices.

7.2.1 Clock Group

The clock signal group includes the differential clock pairs DDRI_CK[2:0] and DDRI_CK_N[2:0]. The following simulation was constructed for the 2 bank x16 device configuration where each clock would have two receivers.

Table 36 identifies the transmission line lengths for the clock topology shown in Figure 37 on page 92. These lengths were chosen as realistic goals given the IXP45X/IXP46X network processors to DDR device body to body separation of no more than 500 mils.

Table 36. Clock Group Topology Transmission Line Characteristics

Transmission Line	Length
TL1 ($T_{pd} = 175 \text{ ps/in}$)	~600 mils
TL2 ($T_{pd} = 175 \text{ ps/in}$)	~60 mils
TL3, TL4 ($T_{pd} = 175 \text{ ps/in}$)	~300 mils
TL5 ($T_{pd} = 175 \text{ ps/in}$)	~800 mils

Figure 37. DDR Clock Topology: Two-Bank x16 Devices





Figure 38. DDR Clock Simulation Results: Two-Bank x16 Devices



The differential-clock-circuit simulation in Figure 38 shows that the voltage waveform meets the DDR device input voltage requirements. The crossing point for the clock input must occur between $V_{ix(min)}=1.05\text{ V}$ and $V_{ix(max)}=1.45\text{ V}$ and have a minimum peak to peak swing of 700 mV. The receiver input waveform must also not exceed a maximum voltage of $V_{in(max)}=2.8\text{ V}$ or the minimum voltage of $V_{in(min)}=-0.3\text{ V}$.

Waveform results for device DDR_DEVICE2 is not shown as it is identical to that of device DDR_DEVICE1 due to symmetry. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

7.2.2 Data Group

The data signal group includes the signals DDRI_CB[7:0], DDRI_DQ[31:0], DDRI_DQS[4:0], and DDRI_DM[4:0]. The following simulations were constructed for the 2 bank x16 device configuration where each signal would have two receivers where only one is active for a read or write.

Table 37 identifies the transmission line lengths for the data (DDRI_DQ5) topology shown in Figure 39, “DDR Data Topology: Two-Bank x16 Devices” on page 95. These lengths were chosen as realistic goals given the IXP45X/IXP46X network processors to DDR device body to body separation of no more than 500 mils.

Table 37. Data Group Topology Transmission Line Characteristics

Transmission Line	Length
TL1 ($T_{pd} = 175 \text{ ps/in}$)	~600 mils
TL2 ($T_{pd} = 175 \text{ ps/in}$)	~50 mils
TL3 ($T_{pd} = 175 \text{ ps/in}$)	~1,100 mils
TL4 ($T_{pd} = 175 \text{ ps/in}$)	~50 mils
TL5, TL6 ($T_{pd} = 175 \text{ ps/in}$)	~300 mils
TL7, TL8 ($T_{pd} = 175 \text{ ps/in}$)	~800 mils

Figure 39. DDR Data Topology: Two-Bank x16 Devices






Figure 40. DDR Data Write Simulation Results: Two-Bank x16 Devices



The data-circuit simulation results in Figure 40 show that the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.310$ or 940 mV and $V_{ih(min)}$ of $V_{ref} + 0.310$ or 1.56 V are easily achieved at the receiver (DDR_DEVICE1). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8$ V or the minimum voltage of $V_{in(min)} = -0.3$ V.

Waveform results for DDR_DEVICE2 are not shown as it is identical to that of device DDR_DEVICE1 due to symmetry. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.


**Figure 41. DDR Data Read Simulation Results: Two-Bank x16 Devices
(Reduced Drive Strength)**



The simulation results in [Figure 41](#) are for the data circuit with a DDR device using reduced drive strength and shows that the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.150$ or 1.10 V and $V_{ih(min)}$ of $V_{ref} + 0.150$ or 1.40 V are easily achieved at the receiver (IXP45X/IXP46X network processors). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8$ V or the minimum voltage of $V_{in(min)} = -0.3$ V.

Waveform results for DDR_DEVICE2 are not shown as it is not relevant when reading from DDR_DEVICE1. Due to the symmetry of the topology, waveform results when reading from DDR_DEVICE2 would be identical to those when reading from DDR_DEVICE1. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

Figure 42. DDR Data Read Simulation Results: Two-Bank x16 Devices (Full Drive Strength)



The simulation results in Figure 42 are for the data circuit with a DDR device using full drive strength and show that the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.150$ or 1.10 V and $V_{ih(min)}$ of $V_{ref} + 0.150$ or 1.40 V are easily achieved at the receiver (IXP45X/IXP46X network processors). However, the receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8 \text{ V}$ or the minimum voltage of $V_{in(min)} = -0.3 \text{ V}$ and the waveforms at the IXP45X/IXP46X network processors are close to these limits. A larger series resistor could be used to attenuate the signal, but the results of doing so might have an adverse effect on write operations.

Waveform results for DDR_DEVICE2 are not shown as it is not relevant when reading from DDR_DEVICE1. Due to the symmetry of the topology, waveform results when reading from DDR_DEVICE2 would be identical to those when reading from DDR_DEVICE1. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

7.2.3 Control Group

The control signal group includes the signals DDRI_CS[1:0] and DDRI_CKE[1:0]. The following simulations were constructed for the 2 bank x16 device configuration where each signal would have three receivers.

Table 38 identifies the transmission line lengths for the chip select (CS0) topology shown in Figure 43, “DDR Control (CS0) Topology: Two-Bank x16 Devices” on page 99. These lengths were chosen as realistic goals given the IXP45X/IXP46X network processors to DDR body to body separation of no more than 500 mils.

Table 38. Control Group Topology Transmission Line Characteristics

Transmission Line	Length
TL1 ($T_{pd} = 175$ ps/in)	~ 600 mils
TL2 ($T_{pd} = 175$ ps/in)	~ 50 mils
TL3 ($T_{pd} = 175$ ps/in)	~ 1,100 mils
TL4 ($T_{pd} = 175$ ps/in)	~ 50 mils
TL5, TL6, TL7 ($T_{pd} = 175$ ps/in)	~ 800 mils
TL8, TL9, TL10 ($T_{pd} = 175$ ps/in)	~ 300 mils

Figure 43. DDR Control (CS0) Topology: Two-Bank x16 Devices





Figure 44. DDR RAS Simulation Results: Two-Bank x16 Devices



The simulation results in Figure 44 are for the control circuit and show that the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.310$ or 940 mV and $V_{ih(min)}$ of $V_{ref} + 0.310$ or 1.56 V are easily achieved at the receiver (DDR_DEVICE1). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8$ V or the minimum voltage of $V_{in(min)} = -0.3$ V.

Waveform results for DDR_DEVICE2 and DDR_DEVICE3 are not shown as it is identical to that of DDR_DEVICE1 due to symmetry. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

7.2.4 Command Group

The command signal group includes the signals DDRI_MA[13:0], DDRI_BA[1:0], DDRI_RAS, DDRI_CAS and DDRI_WE. The following simulations were constructed for the 2 bank x16 device configuration where each signal would have six receivers.

Table 39 identifies the transmission line lengths for the address (DDRI_MA3) topology shown in Figure 45, “DDR Command (MA3) Topology: Two-Bank x16 Devices” on page 102 and Figure 47, “DDR Command (RAS) Topology: Two-Bank x16 Devices” on page 104. These lengths were chosen as realistic goals given the IXP45X/IXP46X network processors to DDR body to body separation of no more than 500 mils.

Table 39. Command Group Topology Transmission Line Characteristics

Transmission Line	Length
TL1 ($T_{pd} = 175$ ps/in)	~ 600 mils
TL2 ($T_{pd} = 175$ ps/in)	~ 50 mils
TL3 ($T_{pd} = 175$ ps/in)	~ 1,100 mils
TL4 ($T_{pd} = 175$ ps/in)	~ 50 mils
TL5, TL8, TL11 ($T_{pd} = 175$ ps/in)	~ 800 mils
TL6, TL7, TL9, TL10, TL12, TL13 ($T_{pd} = 175$ ps/in)	~ 300 mils

Figure 45. DDR Command (MA3) Topology: Two-Bank x16 Devices





Figure 46. DDR Address Simulation Results: Two-Bank x16 Devices



The simulation results in Figure 46 are for the address circuit and show that the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.310$ or 940 mV and $V_{ih(min)}$ of $V_{ref} + 0.310$ or 1.56 V are easily achieved at the receiver (DDR_DEVICE1). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8 \text{ V}$ or the minimum voltage of $V_{in(min)} = -0.3 \text{ V}$.

Waveform results for devices DDR_DEVICE2 through DDR_DEVICE6 are not shown as they are identical to that of device DDR_DEVICE1 due to symmetry. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

Figure 47. DDR Command (RAS) Topology: Two-Bank x16 Devices





Figure 48. DDR RAS Simulation Results: Two-Bank x16 Devices



The simulation results in Figure 48 are for the RAS circuit, the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.310$ or 940 mV and $V_{ih(min)}$ of $V_{ref} + 0.310$ or 1.56 V are easily achieved at the receiver (DDR_DEVICE1). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8\text{ V}$ or the minimum voltage of $V_{in(min)} = -0.3\text{ V}$.

Waveform results for devices DDR_DEVICE2 through DDR_DEVICE6 are not shown as they are identical to that of device DDR_DEVICE1 due to symmetry. When final routing data is available, simulation results for all receivers will be analyzed as variations in routing may result in differences. These differences should be minimal.

7.2.5 RCVENIN and RCVENOUT

The Receive Enable In (RCVENIN) and Receive Enable Out (RCVENOUT) should be connected and routed to match the length of the clock signal plus the average data signal trace. This length matching is important to insure the signal propagation delay of RCVENIN/RCVENOUT is the same as that for the clock plus average DQ length.

Table 40 identifies the transmission line lengths for the RCVENIN/RCVENOUT topology shown in Table 49, “DDR RCVENIN/RCVENOUT Topology” on page 106. These lengths were chosen from the previous clock and data group simulation topologies.

Table 40. Control Group Topology Transmission Line Characteristics

Transmission Line	Length
TL1 ($T_{pd} = 175$ ps/in)	~1,700 mils
TL2 ($T_{pd} = 175$ ps/in)	~1,700 mils

Figure 49. DDR RCVENIN/RCVENOUT Topology






Figure 50. DDR RCVENIN/RCVENOUT Simulation Results ($R_{series} = 0 \Omega$)



The simulation results in Figure 50 are for the RCVENIN/RCVENOUT circuit with a $0\text{-}\Omega$ series resistor, the voltage waveform meets the DDR device input voltage requirements. $V_{ih(max)}$ of $V_{ref} - 0.150$ or 1.10 V and $V_{ih(min)}$ of $V_{ref} + 0.150$ or 1.40 V are easily achieved at the receiver (RCVENIN). However, the receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8$ V or the minimum voltage of $V_{in(min)} = -0.3$ V and the waveforms at the IXP45X/IXP46X network processors are outside of these limits. A different series resistor should be chosen. The results of using a $60\text{-}\Omega$ resistor are shown in Figure 51, “DDR RCVENIN/RCVENOUT Simulation Results ($R_{series} = 60 \Omega$)” on page 108.

Figure 51. DDR RCVENIN/RCVENOUT Simulation Results ($R_{series} = 60 \Omega$)



The simulation results in Figure 51 are for the RCVENIN/RCVENOUT circuit, the voltage waveform meets the DDR device input voltage requirements. $V_{il(max)}$ of $V_{ref} - 0.150$ or 1.10 V and $V_{ih(min)}$ of $V_{ref} + 0.150$ or 1.40 V are easily achieved at the receiver (RCVENIN). The receiver waveform must also not exceed a maximum voltage of $V_{in(max)} = 2.8 \text{ V}$ or the minimum voltage of $V_{in(min)} = -0.3 \text{ V}$.